

# bq76PL536A 3 至 6 节串联锂离子电池监视器和二级保护 IC

## 1 特性

- 支持 3 至 6 节电芯以及所有化合成分
- 热插拔
- 用于数据通信的高速串行外设接口 (SPI)
- 支持垂直堆叠的接口
- 设备之间无需隔离组件
- 工业温度范围:  $-40^{\circ}\text{C}$  至  $85^{\circ}\text{C}$
- 高精度模数转换器 (ADC):
  - $\pm 1\text{mV}$  典型精度
  - 14 位分辨率,  $6\mu\text{s}$  转换时间
  - 9 个 ADC 输入: 其中 6 个用于电芯电压 (或 6 电芯砖型电压)、2 个用于温度、1 个为通用输入
  - 支持同步测量的专用引脚
- 配置数据存储在具有差错校验/纠正 (ECC) 功能的一次性可编程 (OTP) 寄存器中
- 内置比较器 (二级保护器) 支持:
  - 过压和欠压保护
  - 过热保护
  - 可编程的阈值和延迟时间
  - 专用故障输出信号
- 支持安全超时功能的电芯均衡控制输出
  - 通过外部组件设置均衡电流
- 电源电压范围: 6V 至 30V (连续电压), 峰值电压为 36V
- 低功耗:
  - 休眠电流典型值为  $12\mu\text{A}$ , 空闲电流典型值为  $45\mu\text{A}$
- 集成 5V、3mA 高精度 LDO

## 2 应用

- 不间断电源系统 (UPS)
- 电动自行车和电动踏板车
- 大型电池系统

## 3 说明

bq76PL536A 器件是一款用于 3 至 6 节串联锂离子电池的可堆叠电池监视器和保护器。bq76PL536A 集成有模拟前端 (AFE) 与高精度模数转换器 (ADC), 共同用于实现对电池电芯电压的精确测量。温度使用一个单独的 ADC 进行测量。

除了测量温度外, 该器件还能够为各个通道提供过压和欠压监控保护。该器件通过非易失性存储器来存储用户可编程的保护阈值和延迟时间。一旦超出其中某个阈值, 就会输出故障信号。


通过堆叠 bq76PL536A 器件, 可支持由 192 个电芯组成的叠层电池。所有器件通过高速 SPI 接口进行连接。

### 器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸 (标称值)
bq76PL536A	HTQFP (64)	10.00mm x 10.00mm

(1) 要了解所有可用封装, 请见数据表末尾的可订购产品附录。

### 简化电路原理图



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

English Data Sheet: [SLUSAD3](#)

## 目录

1	特性	1	7.5	Programming	35
2	应用	1	7.6	Register Maps	37
3	说明	1	8	<b>Application and Implementation</b>	54
4	修订历史记录	2	8.1	Application Information	54
5	<b>Pin Configuration and Functions</b>	4	8.2	Typical Application	55
6	<b>Specifications</b>	6	8.3	Other Schematics	58
6.1	Absolute Maximum Ratings	6	9	<b>Power Supply Recommendations</b>	63
6.2	ESD Ratings	6	9.1	Power Supply Decoupling	63
6.3	Recommended Operating Conditions	7	10	<b>Layout</b>	63
6.4	Thermal Information	7	10.1	Layout Guidelines	63
6.5	Electrical Characteristics	8	10.2	Layout Example	65
6.6	Timing Characteristics – AC SPI Data Interface	12	11	器件和文档支持	66
6.7	Vertical Communications Bus	13	11.1	接收文档更新通知	66
6.8	Typical Characteristics	14	11.2	社区资源	66
7	<b>Detailed Description</b>	16	11.3	商标	66
7.1	Overview	16	11.4	静电放电警告	66
7.2	Functional Block Diagram	16	11.5	Glossary	66
7.3	Feature Description	17	12	机械、封装和可订购信息	66
7.4	Device Functional Modes	34			

## 4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Revision B (January 2016) to Revision C		Page
• 已更改 condition statement from " $V_{BAT} = 20$ V" to " $V_{BAT} = 22$ V" in Recommended Operating Conditions, Electrical Characteristics and , Timing Characteristics – AC SPI Data Interface tables.....	7	
• 已更改 condition statement from " $V_{BAT} = 7.2$ V to 30 V" to " $V_{BAT} = 7.2$ V to 27 V" in Recommended Operating Conditions	7	
• 已添加 接收文档更新通知部分 .....	66	

Changes from Revision A (August 2012) to Revision B		Page
• 已添加 ESD 额定值表, 特性 描述 部分, 器件功能模式, 应用和实施部分, 电源相关建议部分, 布局部分, 器件和文 档支持部分以及机械、封装和可订购信息部分.....	1	
• 已更改 说明 , 使其更加简洁.....	1	
• Listed values and removed VCn to VCn-1 row .....	6	
• 已更改 top two labels with bottom two labels for this row .....	7	
• 已删除 FUNCTION_CONFIG[ADCTx]=00 and table note: "ADC specifications valid when device is programmed for 6- $\mu$ s conversion time per channel, FUNC_CONFIG[ADCT1:0] = 01b" from ADC COMMON SPECIFICATIONS in Electrical Characteristics section.....	9	
• 已删除 table note: "ADC is factory trimmed at the conversion speed of ~6 $\mu$ s/channel (FUNC_CONFIG[ADCT1:0] = 01b). Use of a different conversion-speed setting may affect measurement accuracy" from Cn (CELL) INPUTS in Electrical Characteristics section.....	10	
• 已更改 title to DELAY TIMES .....	11	
• 已更改 units in equations to match unit in corresponding row .....	11	
• 已更改 name from VC0 to VSS .....	17	
• 已添加 CONV_H pin is not used .....	20	
• 已添加 TNOM table note .....	25	
• 已更改 warning to caution .....	28	
• 已更改 text to warning .....	29	
• 已更改 text to caution and added SLEEP State in text .....	34	

---

• 已更改 TS1(2) to TS1:TS2 throughout document .....	35
• 已删除 ADC Conversion Timing table .....	50
• 已更改 anti-aliasing filter for VC6–VC1.....	54
• 已更改 note wording for LDODx .....	63

---


<b>Changes from Original (June 2011) to Revision A</b>	<b>Page</b>
--	-------------

---

• Changed the pinout image to remove the device number and package type.....	4
--	---

---

## 5 Pin Configuration and Functions



### Pin Functions

PIN		TYPE(1)	DESCRIPTION
NAME	NO.		
AGND	15	AI	Internal analog V <sub>REF</sub> (-)
ALERT_H	38	O	Host-to-device interface – ALERT condition detected in this or higher (North) device
ALERT_N	57	I	Current-mode input indicating a system status change from the next-higher bq76PL536A
ALERT_S	23	OD	Current-mode output indicating a system status change to the next lower bq76PL536A
AUX	31	O	Switched current-limited output from REG50
BAT1	63	P	Power-supply voltage, connect to most-positive cell +, tie to BAT2 on PCB
BAT2	64	P	Power-supply voltage, connect to most-positive cell +, tie to BAT1 on PCB
CB1	12	O	Cell-balance control output 1
CB2	10	O	Cell-balance control output 2
CB3	8	O	Cell-balance control output 3
CB4	6	O	Cell-balance control output 4
CB5	4	O	Cell-balance control output 5
CB6	2	O	Cell-balance control output 6

**Pin Functions (continued)**

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
CONV_H	36	I	Host-to-device interface – initiates a synchronous conversion. Pin has 250-nA internal sink to VSS.
CONV_N	59	OD	Current-mode output to the next-higher bq76PL536A to initiate a conversion
CONV_S	21	I	Input from the adjacent lower bq76PL536A to initiate a conversion
CS_H	43	I	Host-to-device interface – active-low chip select from host. Internal 100-kΩ pullup resistor
CS_N	52	OD	Current-mode output used to select the next-higher bq76PL536A for SPI communication
CS_S	29	I	Current-mode input SPI chip-select (slave-select) from the next-lower bq76PL536A
DRDY_H	37	O	Host-to-device interface – conversion complete, data-ready indication
DRDY_N	58	I	Current-mode input indicating conversion data is ready from next-higher bq76PL536A
DRDY_S	22	OD	Current-mode output indicating conversion data is ready to the next lower bq76PL536A
FAULT_H	39	O	Host-to-device interface – FAULT condition detected in this or higher (North) device
FAULT_N	56	I	Current-mode input indicating a system status change from the next-higher bq76PL536A
FAULT_S	24	OD	Current-mode output
GPAI+	48	AI	General-purpose (differential) analog input, connect to VSS if unused.
GPAI-	47	AI	General-purpose (differential) analog input, connect to VSS if unused.
GPIO	45	IOD	Digital open-drain I/O. A 10-kΩ to 2-MΩ pullup is recommended.
HSEL	44	I	Host interface enable, 0 = enable, 1 = disable
LDOA	17	P	Internal analog 5-V LDO bypass connection, requires 2.2-µF ceramic capacitor for stability
LDOD1	18	P	Internal digital 5-V LDO bypass connection 1, requires 2.2-µF ceramic capacitor for stability. This pin is tied internally to LDOD2. This pin should be tied to LDOD2 externally.
LDOD2	46	P	Internal digital 5-V LDO bypass connection 2, requires 2.2-µF ceramic capacitor for stability. This pin is tied internally to LDOD1. This pin should be tied to LDOD1 externally.
NC30	30	–	No connection
NC51	51	–	No connection
NC62	62	–	No connection
REG50	32	P	5-V user LDO output, requires 2.2-µF ceramic capacitor for stability
SCLK_H	40	I	Host-to-device interface – SPI clock from host
SCLK_N	55	OD	Current-mode output SPI clock to the next-higher bq76PL536A
SCLK_S	26	I	Current-mode input SPI clock from the next-lower bq76PL536A
SDI_H	42	I	Host-to-device interface – data from host to device (host MOSI signal)
SDI_N	53	OD	Current-mode output for SPI data to the next-higher bq76PL536A
SDI_S	28	I	Current-mode input for SPI data from the next-lower bq76PL536A
SDO_H	41	O	Host-to-device interface – data from device to host (host MISO signal), 3-state pin, 250-nA internal pullup
SDO_N	54	I	Current-mode input for SPI data from the next-lower bq76PL536A
SDO_S	27	OD	Current-mode output for SPI data to the next-lower bq76PL536A
TEST	50	I	Factory test pin. Connect to VSS in user circuitry. This pin includes an approximately 100-kΩ internal pulldown
TS1+	20	AI	Differential temperature sensor input
TS1-	19	AI	Differential temperature sensor input
TS2+	61	AI	Differential temperature sensor input
TS2-	60	AI	Differential temperature sensor input
VC0	13	AI	Sense-voltage input terminal for negative terminal of first cell (VSS)
VC1	11	AI	Sense voltage input terminal for positive terminal of the first cell
VC2	9	AI	Sense voltage input terminal for the positive terminal of the second cell
VC3	7	AI	Sense voltage input terminal for the positive terminal of the third cell
VC4	5	AI	Sense voltage input terminal for the positive terminal of the fourth cell
VC5	3	AI	Sense voltage input terminal for the positive terminal of the fifth cell

### Pin Functions (continued)

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
VC6	1	AI	Sense voltage input terminal for the positive terminal of the sixth cell
VREF	16	P	Internal analog voltage reference (+), requires 10- $\mu$ F, low-ESR ceramic capacitor to AGND for stability
VSS	14, 33, 34, 35	P	V <sub>SS</sub>
VSSD	25, 49	P	V <sub>SS</sub>
Thermal pad	–	–	Thermal pad on bottom of PowerPAD™ package; this must be soldered to similar-size copper area on PCB and connected to VSS, to meet stated specifications herein. Provides heat-sinking to part.

(1) Key: I = digital input, AI = analog input, O = digital output, OD = open-drain output, T = 3-state output, P = power.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage, V <sub>MAX</sub>	BAT1 <sup>(2)</sup>	–0.3	36	V
BAT voltage to any other pin	BAT to any pin	–0.3	36	V
Input voltage, V <sub>IN</sub>	VC1, VC2, VC3, VC4, VC5, VC6	–0.3	36	V
	VC0	–0.3	2	
	TS1+, TS1–, TS2+, TS2–	–0.3	6	
	GPAI	–0.3	6	
	GPIO	–0.3	V <sub>REG50</sub> + 0.3	
	DRDY_N, SDO_N, FAULT_N, ALERT_N	V <sub>BAT</sub> – 1	V <sub>BAT</sub> + 2	
	CONV_S, SDI_S, SCLK_S, CS_S	–2	1	
Output voltage, V <sub>O</sub>	CONV_N, SDI_N, SCLK_N, CS_N	–0.3	36	V
	DRDY_S, SDO_S, FAULT_S, ALERT_S	–0.3	5	
	GPIO	–0.3	V <sub>REG50</sub> + 0.3	
	CB1...CB6 (CBREF = 0x00)	–0.3	36	
	REG50, AUX	–0.3	6	
Junction temperature, T <sub>J</sub>			150	°C
Storage temperature, T <sub>stg</sub>		–65	50	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to VSS of this device except where otherwise noted.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

Typical values stated where  $T_A = 25^\circ\text{C}$  and  $V_{\text{BAT}} = 22\text{ V}$ , Min/Max values stated where  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  and  $V_{\text{BAT}} = 7.2\text{ V}$  to  $27\text{ V}$  (unless otherwise noted)

			MIN	NOM	MAX	UNIT
$V_{\text{BAT}}$	Supply voltage	BAT	7.2		27	V
$V_I$	Input voltage	VC $n$ –VC( $n - 1$ ) <sup>(1)</sup>	1		4.5	V
		GPAI	0		2.5	
		GPIO	0		$V_{\text{REG50}}$	
		CB $n$ <sup>(1)</sup>	VC( $n - 1$ )		VC $n$	
		TS1+, TS1–, TS2+, TS2–	0		$V_{\text{REG50}}/2$	
		Non-top IC in stack: DRDY_N, SDO_N, FAULT_N, ALERT_N		BAT + 1		
		Top IC in stack: DRDY_N, SDO_N, FAULT_N, ALERT_N		BAT		
		Non-bottom IC in stack: CONV_S, SDI_S, SCLK_S, CS_S		–1		
		Bottom IC in stack: CONV_S, SDI_S, SCLK_S, CS_S		VSS		
$V_O$	Output voltage	Non-bottom IC in stack: DRDY_S, SDO_S, FAULT_S, ALERT_S	1			V
		Bottom IC in stack: DRDY_S, SDO_S, FAULT_S, ALERT_S		VSS		
		Non-top IC in stack: CONV_N, SDI_N, SCLK_N, CS_N		BAT – 1		
		Top IC in stack: CONV_N, SDI_N, SCLK_N, CS_N		BAT		
$C_{\text{REG50}}$	External capacitor	REG50 pin	2.2			$\mu\text{F}$
$C_{\text{VREF}}$	External capacitor	$V_{\text{REF}}$ pin	9.2	10	15	$\mu\text{F}$
$C_{\text{LDO}}$	External capacitor	LDOx pin	2.2		3.3	$\mu\text{F}$
$T_{\text{OPR}}$	Operating temperature <sup>(2)</sup>		–40		85	$^\circ\text{C}$

(1)  $n = 1$  to  $6$

(2) Device specifications stated within this range.

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>	bq76PL536A	UNIT	
	PAP (HTQFP)		
	64 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	24.6	$^\circ\text{C}/\text{W}$
$R_{\theta JC(\text{top})}$	Junction-to-case (top) thermal resistance	10	$^\circ\text{C}/\text{W}$
$R_{\theta JB}$	Junction-to-board thermal resistance	8.1	$^\circ\text{C}/\text{W}$
$\psi_{JT}$	Junction-to-top characterization parameter	0.3	$^\circ\text{C}/\text{W}$
$\psi_{JB}$	Junction-to-board characterization parameter	8	$^\circ\text{C}/\text{W}$
$R_{\theta JC(\text{bot})}$	Junction-to-case (bottom) thermal resistance	0.4	$^\circ\text{C}/\text{W}$

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics

Typical values stated where  $T_A = 25^\circ\text{C}$  and  $V_{\text{BAT}} = 22\text{ V}$ , Min/Max values stated where  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  and  $V_{\text{BAT}} = 7.2\text{ V}$  to  $27\text{ V}$  (unless otherwise noted)

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
<b>SUPPLY CURRENT</b>					
ICC <sub>SLEEP</sub>	Supply current	No load at REG50, SCLK_N, SDI_N, SDO_N, FAULT_N, CONV_N, DRDY_S, ALERT_N, TSx, AUX, or CBx; CB_CTRL = 0; CBT_CONTROL = 0; CONV_H = 0 (not converting), IO_CTRL[SLEEP] = 1	12	20	μA
ICC <sub>PROTECT</sub>	Supply current	No load at REG50, SCLK_N, SDI_N, SDO_N, FAULT_N, CONV_N, DRDY_S, ALERT_N, TSx, AUX, or CBx; CB_CTRL = 0; CBT_CONTROL = 0; CONV_H = 0 (not converting), IO_CTRL[SLEEP] = 0	45	60	μA
ICC <sub>BALANCE</sub>	Supply current	No load at REG50, SCLK_N, SDI_N, SDO_N, FAULT_N, CONV_N, DRDY_S, ALERT_N, TSx, or AUX; No DC load at CBx; CB_CTRL ≠ 0; CBT_CONTROL ≠ 0; CONV_H = 0 (not converting), IO_CTRL[SLEEP] = 0	46	60	μA
ICC <sub>CONVERT</sub>	Supply current	No load at REG50, SCLK_N, SDI_N, SDO_N, FAULT_N, CONV_N, DRDY_S, ALERT_N, TSx or CBx; CONV_S = 1 (conversion active), IO_CTRL[SLEEP] = 0	10.5	15	mA
ICC <sub>TSD</sub>	Supply current	Thermal shutdown activated; ALERT_STATUS[TSD] = 1	1.6		mA
<b>REG50, INTEGRATED 5-V LDO</b>					
V <sub>REG50</sub>	Output voltage	I <sub>REG50OUT</sub> ≤ 0.5 mA, C = 2.2 μF to 22 μF	4.9	5	5.1
ΔV <sub>REG50LINE</sub>	Line regulation	6 V ≤ BAT ≤ 27 V, I <sub>REG50OUT</sub> = 2 mA	10	25	mV
ΔV <sub>REG50LOAD</sub>	Load regulation	0.2 mA ≤ I <sub>REG50OUT</sub> ≤ 2 mA	15		mV
		0.2 mA ≤ I <sub>REG50OUT</sub> ≤ 5 mA	25		
I <sub>REG50MAX</sub>	Current limit		12	25	35
I <sub>AUXMAX</sub>	Maximum load	AUX pin		5	mA
R <sub>AUX</sub>	AUX output	I = 1 mA, max. capacitance = V <sub>REG50</sub> Capacitor: C <sub>V</sub> AUX ≤ C <sub>VREG50</sub> / 10		50	Ω
<b>LEVEL SHIFT INTERFACE</b>					
I <sub>NTX1</sub>	North 1 transmitter current	SCLK_N, CS_N, SDI_N, CONV_N	1000	1350	1800
I <sub>NTX0</sub>	North 0 transmitter current	CS_N, CONV_N		1	μA
I <sub>NTX0A</sub>	North 0 transmitter current	SCLK_N, SDI_N (BASE device CS_H = 1)		1	μA
I <sub>NTX0B</sub>	North 0 transmitter current	SCLK_N, SDI_N (BASE device CS_H = 0)	50	75	110
I <sub>SRX</sub>	South 1 receiver threshold	SCLK_S, CS_S, SDI_S, CONV_S	430	550	680
I <sub>SRXH</sub>	South receiver hysteresis	SCLK_S, CS_S, SDI_S, CONV_S	50	100	200
I <sub>STX1</sub>	South 1 transmitter current	ALERT_N, FAULT_S, DRDY_S	800	1100	1400
I <sub>STX0</sub>	South 0 transmitter current	ALERT_S, FAULT_S, DRDY_S		1	μA
I <sub>STX0B</sub>	South 0 transmitter current	SDO_S (BASE device CS_H = 0)	1	4	7
I <sub>NRX</sub>	North 1 receiver threshold	SDO_N, ALERT_N, FAULT_N, DRDY_N	420	580	720
I <sub>NRXH</sub>	North receiver hysteresis	SDO_N, ALERT_N, FAULT_N, DRDY_N	50	100	200
C <sub>IN</sub>	Input capacitance		15		pF

## Electrical Characteristics (接下页)

Typical values stated where  $T_A = 25^\circ\text{C}$  and  $V_{\text{BAT}} = 22\text{ V}$ , Min/Max values stated where  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  and  $V_{\text{BAT}} = 7.2\text{ V}$  to  $27\text{ V}$  (unless otherwise noted)

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
<b>HOST INTERFACE</b>					
$V_{\text{OH}}$	Logic-level output voltage, high; SDO_H, FAULT_H, ALERT_H, DRDY $C_L = 20\text{ pF}$ , $I_{\text{OH}} < 5\text{ mA}^{(1)}$	4.5	$V_{\text{LDOD}}$		V
$V_{\text{OL}}$	Logic-level output voltage, low; SDO_H, FAULT_H, ALERT_H, DRDY $C_L = 20\text{ pF}$ , $I_{\text{OL}} < 5\text{ mA}^{(1)}$	VSS	0.5		V
$V_{\text{IH}}$	Logic-level input voltage, high; SCLK_H, SDI_H, CS_H, CONV	2	5.2		V
$V_{\text{IL}}$	Logic-level input voltage, low; SCLK_H, SDI_H, CS_H, CONV	VSS	0.8		V
$C_{\text{IN}}$	Input capacitance SCLK_H, SDI_H, CS_H, CONV		5		pF
$I_{\text{LKG}}$	Input leakage current SCLK_H, SDI_H, CS_H, CONV		1		$\mu\text{A}$
<b>GENERAL PURPOSE INPUT/OUTPUT (GPIO)</b>					
$V_{\text{IH}}$	Logic-level input voltage, high $V_{\text{in}} \leq V_{\text{REG50}}$	2			V
$V_{\text{IL}}$	Logic-level input voltage, low		0.8		V
$V_{\text{OH}}$	Output high-voltage pullup voltage Supplied by external approximately $100\text{-k}\Omega$ resistor		$V_{\text{REG50}}$		V
$V_{\text{OL}}$	Logic-level output voltage, low $I_{\text{OL}} = 1\text{ mA}$	0.3			V
$C_{\text{IN}}$	Input capacitance <sup>(1)</sup>	5			pF
$I_{\text{LKG}}$	Input leakage current		1		$\mu\text{A}$
<b>CELL BALANCING CONTROL OUTPUT (CBx)</b>					
$CB_z$	Output impedance $1\text{ V} < V_{\text{CELL}} < 5\text{ V}$	80	100	120	$\text{k}\Omega$
$V_{\text{RANGE}}$	Output V	$V_{\text{Cn-1}}$	$V_{\text{Cn}}$		V
<b>ADC COMMON SPECIFICATIONS</b>					
$t_{\text{CONV\_START}}$	CONV high to conversion start <sup>(2) (3)</sup>	ADC_CONTROL[ADC_ON] = 1	5.4	6	6.6
		ADC_CONTROL[ADC_ON] = 0		500	$\mu\text{s}$
$t_{\text{CONV}}$	Conversion time per selected channel <sup>(4)</sup>	ADC_CONTROL[ADC_ON] = 1	5.4	6	6.6
$I_{\text{LKG}}$	Input leakage current	Not converting	<10	100	nA
<b>VCn (CELL) INPUTS</b>					
$V_{\text{IN}}$	Input voltage range <sup>(5)</sup>	VCn – VCn-1, where n = 1 to 6	0	6	V
$V_{\text{RES}}$	Voltage resolution <sup>(6)</sup>	14 bits		~378	$\mu\text{V}$
$V_{\text{ACC}}$	Voltage accuracy, total error, $V_{\text{IN}} = \text{VCn}$ to $\text{VCn-1}$	$-10^\circ\text{C} \leq T_A \leq 50^\circ\text{C}$ , $1.2\text{ V} < V_{\text{IN}} < 4.5\text{ V}$	-5	$\pm 1$	5
		$-40^\circ\text{C} \leq T_A \leq 85^\circ\text{C}$ , $1.2\text{ V} < V_{\text{IN}} < 4.5\text{ V}$	-8		8

- (1) Total simultaneous current drawn from all pins is limited by LDOD current to  $\leq 10\text{ mA}$ .  
 (2) If ADC\_CONTROL[ADC\_ON] = 0, add 500  $\mu\text{s}$  to conversion time to allow ADC subsystem to stabilize. This is self-timed by the part.  
 (3) Additional 50 ms (POR) is required before first conversion after a) initial cell connection; or b)  $V_{\text{BAT}}$  falls below  $V_{\text{POR}}$ .  
 (4) Plus  $t_{\text{CONV\_START}}$ , that is, if device is programmed for six channel conversions, total time is approximately  $6 \times 6 + 6 = 42\text{ }\mu\text{s}$ .  
 (5) 0 V may not lie within the range of measured values due to offset voltage limit and device calibration.  
 (6) See text for specific conversion formula.

## Electrical Characteristics (接下页)

Typical values stated where  $T_A = 25^\circ\text{C}$  and  $V_{\text{BAT}} = 22\text{ V}$ , Min/Max values stated where  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  and  $V_{\text{BAT}} = 7.2\text{ V}$  to  $27\text{ V}$  (unless otherwise noted)

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
$R_{\text{IN}}$	Effective input resistance	Converting	2		$\text{M}\Omega$
$C_{\text{IN}}$	Input capacitance	Converting	1		$\text{pF}$
$E_{\text{N}}$	Noise	$V_{\text{IN}} = 3\text{ V}$		250	$\mu\text{V}_{\text{RMS}}$
<b><math>V_{\text{BAT}} (V_{\text{BRICK}})</math> MEASUREMENT</b>					
$V_{\text{IN}}$	Input voltage range <sup>(5)</sup> , $\text{BATn}$ to $\text{VSS}$	FUNCTION_CONFIG = 0101xx00b	0	30	$\text{V}$
$V_{\text{RES}}$	Voltage resolution <sup>(6)</sup>	14 bits		~1.831	$\text{mV}$
$V_{\text{ACC}}$	Voltage accuracy	Total error	-80	-30	20 $\text{mV}$
$C_{\text{IN}}$	Input capacitance	Converting	1		$\text{pF}$
$R_{\text{IN}}$	Effective input resistance	Converting	50		$\text{k}\Omega$
$E_{\text{N}}$	Noise			1.5	$\text{mV}_{\text{RMS}}$
<b>GPAI MEASUREMENT</b>					
$V_{\text{IN}}$	Input voltage range, <sup>(5)</sup> $\text{GPAI+}$ to $\text{GPAI-}$		0	2.5	$\text{V}$
$V_{\text{RES}}$	Voltage resolution <sup>(6)</sup>	14 bits		~153	$\mu\text{V}$
$V_{\text{ACC}}$	Voltage accuracy, $V_{\text{IN}} = \text{GPAI+} - \text{GPAI-}$	$0.25\text{ V} \leq V_{\text{IN}} \leq 2.5\text{ V}$	-7	7	$\text{mV}$
		$V_{\text{IN}} = 1.25\text{ V}$ , $T_A = 25^\circ\text{C}$		$\pm 2$	
$C_{\text{IN}}$	Input capacitance	Converting	40		$\text{pF}$
$R_{\text{IN}}$	Effective input resistance	Converting	50		$\text{k}\Omega$
$E_{\text{N}}$	Noise			150	$\mu\text{V}_{\text{RMS}}$
<b>TSn MEASUREMENT</b>					
$V_{\text{RES}}$	Voltage resolution, <sup>(6)</sup>	14 bits, $\text{REG50} = 5\text{ V}$ , (Resolution $\approx V_{\text{REG50}} / 2^{15}$ )		~153	$\mu\text{V}$
$V_{\text{ACC}}$	Ratio accuracy, % of input <sup>(6)</sup>	$0.25\text{ V} \leq V_{\text{IN}} \leq 2.4\text{ V}$	-0.7%	$\pm 0.2\%$	0.7%
$C_{\text{IN}}$	Input capacitance	Converting	40		$\text{pF}$
$R_{\text{IN}}$	Effective input resistance	Converting	50		$\text{k}\Omega$
$E_{\text{N}}$	Noise			150	$\mu\text{V}_{\text{RMS}}$
<b>THERMAL SHUTDOWN</b>					
$T_{\text{SD}}$	Shutdown threshold	$V_{\text{BAT}} = 20\text{ V}$	125	142	156 $^\circ\text{C}$
$T_{\text{HYS}}$	Recovery hysteresis		8	25	$^\circ\text{C}$
<b>UNDERVOLTAGE LOCKOUT (UVLO) and POWER-ON RESET (POR)</b>					
$V_{\text{UVLO}}$	Negative-going threshold		5	5.6	$\text{V}$
$V_{\text{UVLO\_HSY}}$	Hysteresis		250	375	500 $\text{mV}$
$\text{UVLO}_{\text{DELAY}}$	Delay to locked-out condition	$V \leq V_{\text{UVLO MIN}}$	15		$\mu\text{s}$
$V_{\text{POR}}$	Negative-going threshold		4	5	$\text{V}$
$V_{\text{POR\_HSY}}$	Hysteresis		250	500	750 $\text{mV}$
$\text{POR}_{\text{DELAY}}$	Delay to disabled condition	$V \leq V_{\text{POR MIN}}$	15		$\mu\text{s}$
$t_{\text{RST}}$	Reset delay time	$V \geq V_{\text{POR}} + V_{\text{POR\_HSY}}$	40	56	70 $\text{ms}$
$V_{\text{DELTA\_RISE}}$	Voltage delta between trip points	$V_{\text{UVLO}} - V_{\text{POR}}$ ( $V_{\text{BAT}}$ rising)	0.3	0.4	0.7 $\text{V}$

## Electrical Characteristics (接下页)

Typical values stated where  $T_A = 25^\circ\text{C}$  and  $V_{BAT} = 22\text{ V}$ , Min/Max values stated where  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  and  $V_{BAT} = 7.2\text{ V}$  to  $27\text{ V}$  (unless otherwise noted)

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
$V_{\Delta\text{FALL}}$	Voltage delta between trip points $V_{\text{UVLO}} - V_{\text{POR}}$ ( $V_{\text{BAT}}$ falling)	0.4	0.52	0.7	V
<b>BATTERY PROTECTION THRESHOLDS</b>					
$V_{\text{OVR}}$	OV detection threshold range <sup>(7)</sup>	2	5		V
$\Delta V_{\text{OVS}}$	OV detection threshold program step		50		mV
$V_{\text{OVH}}$	OV detection hysteresis		50		mV
$V_{\text{OVA1}}$	OV detection threshold accuracy $3.3 \leq V_{\text{OV\_SET}} \leq 4.5$	-50	0	50	mV
$V_{\text{OVA2}}$	OV detection threshold accuracy $V_{\text{OV\_SET}} < 3.3$ or $V_{\text{OV\_SET}} > 4.5$	-70	0	70	mV
$V_{\text{UVR}}$	UV detection threshold range <sup>(7)</sup>	700	3300		mV
$\Delta V_{\text{UVS}}$	UV detection threshold program step		100		mV
$V_{\text{UVH}}$	UV detection hysteresis		100		mV
$V_{\text{UVA}}$	UV detection threshold accuracy	-100	0	100	mV
$V_{\text{OTR}}$	OT detection threshold range <sup>(8)</sup> $V_{\text{REG50}} = 5\text{ V}$	1	2		V
$\Delta V_{\text{OTS}}$	OT detection threshold program step <sup>(8)</sup>		See <sup>(9)</sup>		V
$V_{\text{OTA}}$	OT detection threshold accuracy <sup>(8)</sup> $T = 40^\circ\text{C}$ to $90^\circ\text{C}$	0.04	0.05		V
$\Delta V_{\text{OTH}}$	OT reset hysteresis $T = 40^\circ\text{C}$ to $90^\circ\text{C}$	8%	12%	15%	
<b>BATTERY PROTECTION DELAY TIMES</b>					
$t_{\text{ov}}$	OV detection delay-time range	0	3200		ms
$\Delta t_{\text{ov}}$	OV detection delay-time step $\text{COVT} [\mu\text{s}] = 0$		100		$\mu\text{s}$
	$\text{COVT} [\text{ms}] = 1$		100		ms
$t_{\text{uv}}$	UV detection delay-time range	0	3200		ms
$\Delta t_{\text{uv}}$	UV detection delay-time step $\text{CUVT}[7] (\mu\text{s}) = 0$		100		$\mu\text{s}$
	$\text{CUVT}[7] (\text{ms}) = 1$		100		ms
$t_{\text{ot}}$	OT detection delay-time range	0	2550		ms
$\Delta t_{\text{ot}}$	OT detection delay-time step		10		ms
$t_{\text{acr}}$	OV, UV, and OT detection delay-time accuracy <sup>(10)</sup>	-12%	0%	10%	
$t_{\text{DETECT}}$	Protection comparator detection time $V_{\text{OT}}$ or $V_{\text{ov}}$ or $V_{\text{UV}}$ threshold exceeded by 10 mV		100		$\mu\text{s}$

(7) COV and CUV thresholds must be set such that  $\text{COV} - \text{CUV} \geq 300\text{ mV}$ .

(8) Using recommended components. Consult [Table 2](#) in text for voltage levels used.

(9) See [Table 2](#) for trip points.

(10) Under double or multiple fault conditions (of a single type), the second or greater fault may have its delay time shortened by up to the step time for the fault. For example, the second and subsequent COV faults occurring within the delay time period for the first fault may have their delay time shortened by up to 100  $\mu\text{s}$ .

## Electrical Characteristics (接下页)

Typical values stated where  $T_A = 25^\circ\text{C}$  and  $V_{\text{BAT}} = 22\text{ V}$ , Min/Max values stated where  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  and  $V_{\text{BAT}} = 7.2\text{ V}$  to  $27\text{ V}$  (unless otherwise noted)

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
<b>OTP EPROM PROGRAMMING CHARACTERISTICS</b>					
$V_{\text{PROG}}$	Programming voltage	$V_{\text{BAT}} \geq 20\text{ V}$	6.75	7	$7.25\text{ V}$
$t_{\text{PROG}}$	Programming time	$V_{\text{BAT}} \geq 20\text{ V}$			$(11)50\text{ ms}$
$I_{\text{PROG}}$	Programming current	$V_{\text{BAT}} \geq 20\text{ V}$	10	20	$\text{mA}$

(11) The write pulse is self-timed internally.  $V_{\text{PROG}}$  should be applied for this time at a minimum.

## 6.6 Timing Characteristics – AC SPI Data Interface

Typical values stated where  $T_A = 25^\circ\text{C}$  and  $V_{\text{BAT}} = 22\text{ V}$ , Min/Max values stated where  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  and  $V_{\text{BAT}} = 7.2\text{ V}$  to  $27\text{ V}$  (unless otherwise noted), see [图 1](#).

PARAMETER	TEST CONDITION	MIN	NOM	MAX	UNIT
$f_{\text{SCLK}}$	SCLK frequency <sup>(1)</sup>	10	250	1000	$\text{kHz}$
$\text{SCLK}_{\text{DC}}$	SCLK_H duty cycle, $t_{(\text{HIGH})} / t_{(\text{SCLK})}$ or $t_{(\text{LOW})} / t_{(\text{SCLK})}$	40%		60%	
$t_{\text{CS,LEAD}}$	CS_H lead time, CS_H low to clock	50	SCLK/2		$\text{ns}$
$t_{\text{CS,LAG}}$	CS_H lag time. Last clock to CS_H high	10	SCLK/2		$\text{ns}$
$t_{\text{CS,DLY}}$	CS_H high to CS_H low (inter-packet delay requirement)	3			$\mu\text{s}$
$t_{\text{ACC}}$	CS_H access time <sup>(2)</sup> : CS_H low to SDO_H data out		125	250	$\text{ns}$
$t_{\text{DIS}}$	CS_H disable time <sup>(2)</sup> : CS_H high to SDO_H high impedance		2.5	2.7	$\mu\text{s}$
$t_{\text{SU,SDI}}$	SDI_H input-data setup time	15			$\text{ns}$
$t_{\text{HD,SDI}}$	SDI_H input-data hold time	10			$\text{ns}$
$t_{\text{VALID,SDO}}$	SDO_H output-data valid time SCLK_H edge to SDO_H valid	$C_L \leq 20\text{ pF}$	75	110	$\text{ns}$

- (1) Maximum SCLK frequency is limited by the number of bq76PL536A devices in the vertical stack. The maximum listed here may not be realizable in systems due to delays and limits imposed by other components including wiring, connectors, PCB material and routing, and so forth. See text for details.  
(2) Time listed is for single device.

## 6.7 Vertical Communications Bus

Typical values stated where  $T_A = 25^\circ\text{C}$  and  $V_{\text{BAT}} = 20\text{ V}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
$t_{\text{HV\_SCLK}}$	Propagation delay, SCLK_H to SCLK_N	HOST = 0		40	ns
$t_{\text{VB\_SCLK}}$	Propagation delay, SCLK_S to SCLK_N	HOST = 1		30	ns
$t_{\text{HV\_CS}}$	Propagation delay, CS_H to CS_N	HOST = 0		40	ns
$t_{\text{VB\_CS}}$	Propagation delay, CS_S to CS_N	HOST = 1		30	ns
$t_{\text{HV\_SDI}}$	Propagation delay, SDI_H to SDI_N	HOST = 0		40	ns
$t_{\text{VB\_SDI}}$	Propagation delay, SDI_S to SDI_N	HOST = 1		30	ns
$t_{\text{HV\_CONV}}$	Propagation delay, CONV_H to CONV_N	HOST = 0		100	ns
$t_{\text{VB\_CONV}}$	Propagation delay, CONV_S to CONV_N	HOST = 1		30	ns
$t_{\text{HV\_SDO}}$	Propagation delay, SDO_N to SDO_H	HOST = 0		10	ns
$t_{\text{VB\_SDO}}$	Propagation delay, SDO_N to SDO_S	HOST = 1		40	ns
$t_{\text{HV\_DRDY}}$	Propagation delay, DRDY_N to DRDY_H	HOST = 0		60	ns
$t_{\text{VB\_DRDY}}$	Propagation delay, DRDY_N to DRDY_S	HOST = 1		40	ns
$t_{\text{HV\_FAULT}}$	Propagation delay, FAULT_N to FAULT_H	HOST = 0		55	ns
$t_{\text{VB\_FAULT}}$	Propagation delay, FAULT_N to FAULT_S	HOST = 1		30	ns
$t_{\text{HV\_ALERT}}$	Propagation delay, ALERT_N to ALERT_H	HOST = 0		65	ns
$t_{\text{VB\_ALERT}}$	Propagation delay, ALERT_N to ALERT_S	HOST = 1		30	ns

(1) Typical values are quoted in place of MIN/MAX for design guidance only. Actual propagation delay depends heavily on wiring and capacitance in the signal path. These parameters are not tested in production due to these dependencies on system design considerations.




图 1. SPI Host Interface Timing

## 6.8 Typical Characteristics




图 2. Total Channel Accuracy (V) for VCELL1




图 3. Total Channel Accuracy (V) for VCELL2




图 4. Total Channel Accuracy (V) for VCELL3




图 5. Total Channel Accuracy (V) for VCELL4




图 6. Total Channel Accuracy (V) for VCELL5





图 7. Total Channel Accuracy (V) for VCELL6

## Typical Characteristics (接下页)



## 7 Detailed Description

### 7.1 Overview

The bq76PL536A ([Functional Block Diagram](#)) is a 3-to-6 series Lithium-ion battery monitor, secondary protector and analog front end (AFE) that can be stacked vertically to monitor up to 192 cells without the need for additional isolation components between ICs.

This device incorporates a precision analog-to-digital converter (ADC); independent cell voltage and temperature protection; cell balancing, and precision 5-V regulator to power user circuitry. The bq76PL536A additionally provides full (secondary) protection for overvoltage, undervoltage, and overtemperature conditions.

### 7.2 Functional Block Diagram




图 13. bq76PL536A Block Diagram

## 7.3 Feature Description

### 7.3.1 Analog-to-Digital Conversion (ADC)

#### 7.3.1.1 General Features

The integrated 14-bit (unsigned) high-speed successive approximation register (SAR) analog-to-digital converter uses an integrated band-gap reference voltage ( $V_{REF}$ ) for the cell and brick measurements. The ADC has a front-end multiplexer for nine inputs – six cells, two temperature sensors, and one general-purpose analog input (GPAI). The GPAI input can further be multiplexed to measure the *brick* voltage between the BATx pin and VSS or the voltage between the GPAI+ and GPAI- pins.

The ADC and reference are factory trimmed to compensate for gain, offset, and temperature-induced errors for all inputs. The measurement result is not allowed to roll over due to offset error at the top and bottom of the range. For example, a reading near zero does not underflow to 0x03ff due to offset error, and vice-versa.

The converter returns 14 valid unsigned magnitude bits in the following format:

<0xxxxxx xxxx xxxx>

Each word is returned in big-endian format in a register pair consisting of two adjacent 8-bit registers. The MSB of the word is located in the lower-address register of the pair, that is, data for cell 1 is returned in registers 0x03 and 0x04 as 00xxxxxx xxxx xxxx xb.

#### 7.3.1.2 3-to-6 Series Cell Configuration

When fewer than 6 cells are used, the most-positive cell voltage of the series string should be connected to the BAT1/BAT2 pins, through the RC input network shown in the [Typical Application](#) section. Unused VCx inputs should be connected to the next VCx input down until an input connected to a cell is reached – that is, in a four cell stack, VC6 connects to VC5, which connects to VC4 (图 14).

The internal multiplexer control can be set to scan only the inputs which are connected to cells, thereby speeding up conversions slightly. The multiplexer is controlled by the ADC\_CONTROL[CN2:0] bits.




图 14. Connecting < 6 Cells (4 Shown)

## Feature Description (接下页)

### 7.3.1.3 Cell Voltage Measurements

Use the following formula (all values are in decimal) to convert the returned cell measurement value to a dc voltage (in mV).

$$mV = (\text{REG}_{\text{MSB}} \times 256 + \text{REG}_{\text{LSB}}) \times 6250 / 16383 \quad (1)$$

Example:

Cell\_1 == 3.35 V (3350 mV);  
After conversion, REG\_03 == 0x22; REG\_04 == 0x4d  
 $0x22 \times 0x100 + 0x4d = 0x224d$  (8781.)  
 $8781 \times 6250 / 16,383 = 3349.89$  mV  $\approx 3.35$  V

### 7.3.1.4 GPAI or $V_{\text{BAT}}$ Measurements

The bq76PL536A features a differential input to the ADC from two external pins, GPAI+ and GPAI-. The ADC GPAI result register can be configured (via the FUNCTION\_CONFIG[GPAI\_SRC]) to provide a measurement of the voltage on these two pins, or of the *brick* voltage present between the BATx pins and VC0.

In the bq76PL536A device, the  $V_{\text{BAT}}$  measurement is taken from the BATx pin to the VC0 pin, and is a separate input to the ADC mux. Because this is a separate input to the ADC, certain common system faults, such as a broken cell wire, can be easily detected using the bq76PL536A and simple firmware techniques.

The GPAI measurement can be configured to use one of two references via FUNCTION\_CONFIG[GPAI\_REF]. Either the internal bandgap ( $V_{\text{REF}}$ ) or REG50 can be selected. When REG50 is selected, the ADC returns a ratio of the voltage at the inputs and REG50, removing the need for compensation of the REG50 voltage accuracy or drift when used as a source to excite the sensor. When the device is configured to measure  $V_{\text{BAT}}$  (FUNCTION\_CONFIG[GPAI\_SRC] == 1), the device selects VREF automatically and ignores the FUNCTION\_CONFIG[GPAI\_REF] setting.

#### 7.3.1.4.1 Converting GPAI Result to Voltage

To convert the returned GPAI measurement value to a voltage using the internal band-gap reference (FUNCTION\_CONFIG[GPAI\_REF] == 1), the following formula is used.

$$mV = (\text{REG}_{\text{MSB}} \times 256 + \text{REG}_{\text{LSB}}) \times 2500 / 16,383 \quad (2)$$

- FUNCTION\_CONFIG = 0100 xxxx b

Example:

The voltage connected to the GPAI inputs == 1.25 V;  
After conversion, REG\_01 == 0x20; REG\_02 == 0x00  
 $0x20 \times 0x100 + 0x00 = 0x2000$  (8192.)  
 $8192 \times 2500 / 16,383 = 1250$  mV

#### 7.3.1.4.2 Converting $V_{\text{BAT}}$ Result to Voltage

To convert the returned  $V_{\text{BAT}}$  measurement value to a voltage, the following formula is used.

$$V = (\text{REG}_{\text{MSB}} \times 256 + \text{REG}_{\text{LSB}}) \times 33.333 / 2^{14} \quad (33.333 \approx 6.25 / 0.1875)$$

- FUNCTION\_CONFIG = 0101 xxxx b

Example:

The sum of the series cells connected to VC6-VC0 == 20.295 V;  
After conversion, REG\_01 == 0x26; REG\_02 == 0xf7  
 $0x26 \times 0x100 + 0xf7 = 0x26f7$  (9975.)  
 $9975 \times 33.333 / 16,383 = 20.295$  V

## Feature Description (接下页)


### 7.3.1.5 Temperature Measurement

The bq76PL536A can measure the voltage  $TS1+$ ,  $TS1-$  and  $TS2+$ ,  $TS2-$  differential inputs using the ADC. An external thermistor or resistor divider network typically drives these inputs. The  $TSn$  inputs use the REG50 output divided down and internally connected as the ADC reference during conversions. This produces a ratiometric result and eliminates the need for compensation or correction of the REG50 voltage drift when used to drive the temperature sensors. The REG50 reference allows an approximate 2.5-V full-scale input at the  $TSn$  inputs. The final reading is limited between 0 and 16383, corresponding to an external ratio of 0 to 0.5.

Two control bits are required for the ADC to convert the  $TSn$  input voltages successfully.  $ADC\_CONTROL[TSn]$  is set to cause the ADC to convert the  $TSn$  channel on the next requested conversion cycle.  $IO\_CONTROL[TSn]$  is set to cause the FET switch connecting the  $TSn-$  input to VSS to close, completing the circuit of the voltage divider. The  $IO\_CONTROL$  bits should only be set as needed to conserve power; at high temperatures, thermistor excitation current may be relatively high.

#### 7.3.1.5.1 External Temperature Sensor Support ( $TS1+$ , $TS1-$ , $TS2+$ , and $TS2-$ )

The device is intended for use with a nominal 10 k $\Omega$  at 25°C NTC external thermistor (AT103 equivalent) such as the Panasonic ERT-J1VG103FA, a 1% device. A suitable external resistor-capacitor network should be connected to position the response of the thermistor within the range of interest. This is typically  $R_T = 1.47$  k $\Omega$  and  $R_B = 1.82$  k $\Omega$  (1%) as shown in [图 15](#). A parallel bypass capacitor in the range 1 nF to 47 nF placed across the thermistor should be added to reduce noise coupled into the measurement system. The response time delay created by this network should be considered when enabling the respective TS input prior to conversion and setting the OT delay timer. See [图 15](#) for details.



**图 15. Thermistor Connection**

#### 7.3.1.5.2 Converting $TSn$ Result to Voltage (Ratio)

To convert the returned  $TSn$  measurement value to a ratio,  $R_{TS} = V_{TS}:REG50$ , the following formulas are used. The setting  $FUNCTION\_CONFIG = 0100\ xxxx_b$  is assumed. Note that the offset and gain correction are slightly different for each channel.

$$\text{ADC behavior: COUNT} = (V_{TSn} / REG50 \times \text{scalar}) - \text{OFFSET} \quad (4)$$

$$\text{TS1: } R_{TS1} = ((\text{TEMPERATURE1\_H} \times 256 + \text{TEMPERATURE1\_L}) + 2) / 33,046 \quad (5)$$

Example:

The voltage connected to the TS1 inputs ( $TS1+ - TS1-$ ) == 0.661 V;  $V_{REG50} \approx 5$  V nominal

After conversion,  $REG_{MSB} == 0x11$ ;  $REG_{LSB} == 0x16$

$\text{ACTUAL\_COUNT} = 0x11 \times 0x100 + 0x16 = 0x1116$  (4374.)

$(4374 + 2) / 33,046 = 0.1324$  (ratio of  $TSn$  inputs to REG50)

$0.1324 \times REG50 = 0.662$  V

## Feature Description (接下页)

### 7.3.1.6 ADC Band-Gap Voltage Reference

The ADC and protection subsystems use separate and independent internal voltage references. The ADC band gap ( $V_{REF}$ ) is nominally 2.5 V. The reference is temperature-compensated and stable.

The internal reference is brought out to the VREF pin for bypassing. A high quality 10- $\mu$ F capacitor should be connected between the VREF and AGND pins, in very close physical proximity to the device pins, using short track lengths to minimize the effects of track inductance on signal quality. The AGND pin should be connected to VSS. Device VSS connections should be brought to a single point close to the IC to minimize layout-induced errors. The device tab should also be connected to this point, and is a convenient common VSS location. The internal VREF should not be used externally to the device by user circuits.

### 7.3.1.7 Conversion Control

#### 7.3.1.7.1 Convert Start

Two methods are available to start a conversion cycle. The CONV\_H pin may be asserted, or firmware may set the CONVERT\_CTRL[CONV] bit.

##### 7.3.1.7.1.1 Hardware Start

A single interface pin (CONV\_H) is used for conversion-start control by the host. A conversion cycle is started by a hardware signal when CONV\_H is transitioned low-to-high by the host. The host should hold this state until the conversion cycle is complete to avoid erroneous edges causing a conversion start when the present conversion is not complete. The signal is simultaneously sent to the higher device in the stack by the assertion of the CONV\_N signal. The bq76PL536A automatically sequences through the series of measurements enabled via the ADC\_CONTROL register after a convert-start signal is received from either the register bit or the hardware pin.

If the CONV\_H pin is not used in the design, this pin must be maintained in a default low state (approximately 0 V) to allow use of the ADC\_CONVERT[CONV] bit to trigger ADC conversions. If the CONV pin is kept high, the ADC\_CONVERT[CONV] bit does not function, and device current consumption is increased by the signaling current, approximately 900  $\mu$ A. If the CONV\_H pin is not used by the user's design, the pin may be left floating; the internal current sink to VSS maintains proper bias.

##### 7.3.1.7.1.2 Firmware Start

The CONVERT\_CTRL[CONV] bit is also used to initiate a conversion by writing a 1 to the bit, which automatically resets at the end of a conversion cycle. The bit may only be written to 1; the IC always resets the bit to 0. The BROADCAST form of the packet is recommended to start all device conversions simultaneously.

#### 注

Designer Note: The external CONV\_H (CONV\_S) pin must be held in the de-asserted (=0) state to allow the CONV register bit to initiate conversions. An internal pulldown is provided on the pin to maintain this state.

## Feature Description (接下页)

### 7.3.1.7.2 Data Ready

The bq76PL536A signals that data is ready when the last conversion data has been stored to the associated data result register by asserting the DRDY\_S pin (DRDY\_H if HOST = 0) if the DRDY\_N pin is also asserted (图 16). DRDY\_S (DRDY\_H) signals are cleared on the next conversion start.




图 16. Data-Ready Logic

### 7.3.1.7.3 ADC Channel Selection

The ADC\_CONTROL register can be configured as follows:

表 1. ADC\_CONTROL Register Configuration

MEASUREMENT	ADC_CONTROL
VCELL1	CELL_SEL = 0x00
VCELL1, VCELL2	CELL_SEL = 0x01
VCELL1, VCELL2, VCELL3	CELL_SEL = 0x02
VCELL1, VCELL2, VCELL3, VCELL4	CELL_SEL = 0x03
VCELL1, VCELL2, VCELL3, VCELL4, VCELL5	CELL_SEL = 0x04
VCELL1, VCELL2, VCELL3, VCELL4, VCELL5, VCELL6	CELL_SEL = 0x05
External thermistor input 1	TS1 = 1
External thermistor input 2	TS2 = 1
General-purpose analog input	GPAI = 1

### 7.3.1.7.4 Conversion Time Control

The ADC conversion time is fixed at approximately 6  $\mu$ s per converted channel, plus 6  $\mu$ s overhead at the start of the conversion. Total conversion time ( $\mu$ s) is approximately  $6 \times \text{num\_channels} + 6$ .

### 7.3.1.7.5 Automatic Versus Manual Control

The ADC\_CONTROL[ADC\_ON] bit controls powering up the ADC section and the main bandgap reference. If the bit is set to 1, the internal circuits are powered on, and current consumption by the part increases. Conversions begin immediately on command. The host CPU should wait >500  $\mu$ s before initiating the first conversion after setting this bit.

If the ADC\_ON bit is false, an additional 500  $\mu$ s is required to stabilize the reference before conversions begin.

If the sampling interval (time between conversions) used is less than approximately 10 ms, manual mode should be selected to avoid shifting the voltage reference, leading to inaccuracy in the measurements.

### 7.3.1.8 Secondary Protection

The bq76PL536A integrates dedicated overvoltage and undervoltage fault detection for each cell and two overtemperature fault detection inputs for each device. The protection circuits use a separate band-gap reference from the ADC system and operate independently. The protector also uses separate I/O pins from the main communications bus, and therefore is capable of signaling faults in hardware without intervention from the host CPU.

#### 7.3.1.8.1 Protector Functionality

When a fault state is detected, the respective fault flag in the FAULT\_STATUS or ALERT\_STATUS registers is set. All flags in the FAULT and ALERT registers are then ORed into the DEVICE\_STATUS FAULT and ALERT bits. The FAULT and ALERT bits in DEVICE\_STATUS in turn cause the hardware FAULT\_S or ALERT\_S pin to be set. The bits in DEVICE\_STATUS and the hardware pins are latched until reset by the host via SPI command, ensuring that the host CPU does not miss an event.

A separate timer is provided for each fault source (cell overvoltage, cell undervoltage, overtemperature) to prevent false alarms. Each timer is programmable from 100  $\mu$ s to more than 3 s. The timers may also be disabled, which causes fault conditions to be sensed immediately and not latched.

The clearing of the FAULT or ALERT flag (and pin) occurs when the respective flag is written to a 1, which also restarts the respective fault timer. This also clears the FAULT\_S (\_H) or ALERT\_S (\_H) pin. If the actual fault remains present, the FAULT (ALERT) pin is again asserted at the expiration of the timer. This cycle repeats until the cause of the fault is removed.

On exit from the SLEEP state, the COV, CUV, and OT fault comparators are disabled for approximately 200  $\mu$ s to allow internal circuitry to stabilize and prevent false error condition detection.

##### 7.3.1.8.1.1 Using the Protector Functions With 3-5 Cells

The OV/UV condition can be ignored for unused channels by setting the FUNCTION\_CONFIG[CNx] bits to the maximum number of cells connected to the device. If fewer than 6 cells are configured, the corresponding OV/UV faults are ignored. For example, if the FUNCTION\_CONFIG bits are set to xxxx 1000, then the OV/UV comparators are disabled for cells 5 and 6. Correct setting of this register prevents spurious false alarms.

### 7.3.1.9 Cell Overvoltage Fault Detection (COV)

When the voltage across a cell exceeds the programmed COV threshold for a period of time greater than set in the COV timer (COVT), the COV\_FAULT flag for that cell is set (图 17). The bits in COV\_FAULT are then ORed into the FAULT[COV] flag, which is then ORed into the DEVICE\_STATUS[FAULT] flag, which causes the FAULT\_S (\_H) pin also to be asserted. The COV flag is latched unless COVT is programmed to 0, in which case the flag follows the fault condition. Care should be taken when using this setting to avoid *chatter* of the fault status. To reset the FAULT flag, first remove the source of the fault (for example, the overvoltage condition) and then write a 1 to FAULT[COV], followed by a 0 to FAULT[COV]. See 图 17 for details.

The voltage trip point is set in the CONFIG\_COV register. Set points are spaced every 50 mV. Hysteresis is provided to avoid chatter of the fault sensing. The filter delay time is set in the CONFIG\_COVT register to prevent false alarms. A start-up deglitch circuit is applied to the timers to prevent false triggering. The deglitch time is 0–50  $\mu$ s, and introduces a small error in the timing for short times. For both COVT and CUVT, this can cause an error greater than the 10% maximum specified for delays <500  $\mu$ s.




图 17. COV FAULT Simplified Logic Tree

### 7.3.1.10 Cell Undervoltage Fault Detection (CUV)

Cell undervoltage detection operates in a similar manner to the COV protection. When the voltage across a cell falls below the programmed CUV threshold (CONFIG\_CUV) for a period of time greater than CUVT (CONFIG\_CUVT), the CUV\_FAULT flag for that cell is set. The bits in CUV\_FAULT are then ORed into the FAULT[CUV] flag, which is then ORed into the DEVICE\_STATUS[FAULT] flag, which causes the FAULT\_S (\_H) pin also to be asserted. The CUV flag is latched unless CUVT is programmed to 0, in which case the flag follows the fault condition. Care should be taken when using this setting to avoid *chatter* of the fault status. To reset the FAULT flag, first remove the source of the fault (for example, the overvoltage condition) and then write a 1 to FAULT[CUV], followed by a 0 to FAULT[CUV].

### 7.3.1.11 Overtemperature Detection

When the temperature input TS1 or TS2 exceeds the programmed OT1 or OT2 threshold (CONFIG\_OT) for a period of time greater than OTT (CONFIG\_OTT) the ALERT\_STATUS[OT1, OT2] flag is set (图 18). The ALERT flags are then ORed into the DEVICE\_STATUS[ALERT] flag, and the ALERT\_S (\_H) pin is also asserted. The OT flag is latched unless OTT is programmed to 0, in which case the flag follows the fault condition. Care should be taken when using this setting to avoid *chatter* of the fault status. To reset the FAULT flag, first remove the source of the alert (for example, the overtemperature condition) and then write a 1 to ALERT[OTn], followed by a 0 to FAULT[OTn].




图 18. Simplified Overtemperature Detection Schematic

As shown in 图 18, the OT thresholds are detectable in 11 steps representing approximately 5°C divisions when a thermistor and gain/offset setting resistors are chosen using the formula in the [External Temperature Sensor Support \(TS1+, TS1- and TS2+, TS2-\)](#) section. A *DISABLED* setting is also available. This results in an adjustment range from approximately 40°C to 90°C, but the range center can be moved by modifying the R<sub>T</sub> value. The steps are spaced in a non-linear fashion to correspond to typical thermistor response curves. Typical accuracy of a few degrees C or better can be achieved (with no additional calibration requirements) by careful selection of the thermistor and resistors.

Each input sensor can be adjusted independently via separate registers CONFIG\_OT1 and CONFIG\_OT2. The two temperature set points share a common filter delay set in the CONFIG\_OTT register. A setting of 0 in the CONFIG\_OTT register causes the fault sensing to be both instantaneous and not latched. All other settings provide a latched ALERT state.

### 7.3.1.11.1 Ratiometric Sensing

The OT protector circuits use ratiometric inputs to sense fault conditions. The REG50 output is applied internally to the divider which forms the reference voltages used by the comparator circuit. The REG50 output is also used externally as the excitation source for the temperature sensor. This allows the REG50 output to vary over time or temperature (within data-sheet limits) and have virtually no effect on the correct operation of the circuit. Any change seen by the sensor is also seen by the divider, and therefore, changes proportionally. Although it is valid to represent the trip set points as voltages, if you assume that REG50 is at exactly 5 V, in practice, this is not the case. In 表 2, the correct ratios  $[R_B/(R_B + R_T + R_{TH})]$  are shown, along with the equivalent voltage points when REG50 is assumed to be 5 V.

**表 2. Overtemperature Trip Set Points**

OT THRESHOLDS					
CONFIG_OT	T <sub>NOM</sub> °C <sup>(1)</sup>	V <sub>TS</sub> RATIO SET	V <sub>TS</sub> RATIO CLEAR	V <sub>SET</sub> <sup>(2)</sup>	V <sub>CLEAR</sub> <sup>(2)</sup>
0	Disabled	Disabled	Disabled	Disabled	Disabled
1	40	0.2000	0.1766	1.000	0.883
2	45	0.2244	0.2000	1.122	1.000
3	50	0.2488	0.2270	1.244	1.135
4	55	0.2712	0.2498	1.356	1.249
5	60	0.2956	0.2750	1.478	1.375
6	65	0.3156	0.2956	1.578	1.478
7	70	0.3356	0.3162	1.678	1.581
8	75	0.3556	0.3368	1.778	1.684
9	80	0.3712	0.3528	1.856	1.764
10	85	0.3866	0.3688	1.933	1.844
11	90	0.4000	0.3824	2.000	1.912

(1) TNOM depends on thermistor selection

(2) Assumes REG50 = 5.000 V

### 7.3.1.11.2 Thermistor Power

To minimize power consumption, the thermistors are not powered ON by default. Two bits are provided in IO\_CONTROL to control powering the thermistors, TS1 and TS2. The TS<sub>n</sub>– input is only connected to VSS when the corresponding bit is set. The user firmware must set these bits to 1 to enable both temperature measurement and the secondary protector functions. When the thermistor functions are not in use, the bits may be programmed to 0 to remove current through the thermistor circuits.

### 7.3.1.11.3 Thermistor Input Conditioning

A filter capacitor is recommended to minimize noise in to the ADC and protector. The designer should insure that the filter capacitor has sufficient time to charge before reading the thermistors. The CONFIG\_OTT value should also be set to >5t, the time delay introduced by the RC network comprising C<sub>F</sub>, R<sub>TH</sub>, R<sub>T</sub>, and R<sub>B</sub>, to avoid false triggering of the PROTECTOR function and ALERT signal when the TS1 and/or TS2 bits are set to 1 and the inputs enabled.

On exit from the SLEEP state, the OT fault comparators are disabled for approximately 200 µs to allow internal circuitry to stabilize and prevent false error-condition detection.

### 7.3.1.12 Fault and Alert Behavior

When the FAULT\_N pin is asserted by the next higher bq76PL536A in the stack, then the FAULT\_S is also asserted, thereby passing the signal down the array of stacked devices if they are present. FAULT\_N should always be connected to the FAULT\_S of the next higher device in the stack. If no higher device exists, it should be tied to V<sub>BAT</sub> of this bq76PL536A, either directly or via a pullup resistor from approximately 10 kΩ to 1 MΩ. The FAULT\_x pins are active-high and current flows when asserted. The ALERT\_x pins behave in a similar manner. If the FAULT\_N pin of the base device (HSEL = 0) becomes asserted, it asserts its FAULT\_H signal to the host microcontroller. This signal chain may be used to create an interrupt to the CPU, or drive other compatible logic or I/O directly. See 表 3 for further details.

表 3. Fault Detection Summary

FAULT	DETECTION	SIGNALING			
		PIN		DEVICE_STATUS BIT SET	X_STATUS BIT SET
		HSEL = 1	HSEL = 0		
EPROM double bit error	ECC logic fault detected	FAULT_S	FAULT_H	FAULT	FAULT_STATUS[I_FAULT]
FORCE	User set FORCE bit	FAULT_S	FAULT_H	FAULT	FAULT_STATUS[FORCE]
POR	Power-on reset occurred	FAULT_S	FAULT_H	FAULT	FAULT_STATUS[POR]
CRC <sup>(1)</sup>	CRC fail on received packet	FAULT_S	FAULT_H	FAULT	FAULT_STATUS[CRC]
CUV	$V_{Cx} < V_{UV}$ for $t_{UV}$	FAULT_S	FAULT_H	FAULT	FAULT_STATUS[CUV]
COV	$V_{Cx} > V_{ov}$ for $t_{ov}$	FAULT_S	FAULT_H	FAULT	FAULT_STATUS[COV]
AR	Address ≠ (0x01 → 0x3e)	ALERT_S	ALERT_H	ALERT	ALERT_STATUS[AR]
Protected-register parity error	Parity not even in protected register	ALERT_S	ALERT_H	ALERT	ALERT_STATUS[PARITY]
EPROM single-bit error	ECC logic fault detected and corrected	ALERT_S	ALERT_H	ALERT	ALERT_STATUS[ECC_COR]
FORCE	User set FORCE bit	ALERT_S	ALERT_H	ALERT	ALERT_STATUS[FORCE]
Thermal shutdown	Die temperature ≥ $T_{SD_{THRESHOLD}}$	ALERT_S	ALERT_H	ALERT	ALERT_STATUS[TSD]
SLEEP	IC exited SLEEP mode	ALERT_S	ALERT_H	ALERT	ALERT_STATUS[SLEEP]
OT2	$V_{TS2} > V_{OT}$ for $t_{OT}$	ALERT_S	ALERT_H	ALERT	ALERT_STATUS[OT2]
OT1	$V_{TS1} > V_{OT}$ for $t_{OT}$	ALERT_S	ALERT_H	ALERT	ALERT_STATUS[OT1]

- (1) The CRC fault may be prevented from setting the FAULT pin by setting IO\_CONFIG[7] = 1. The FAULT\_STATUS[CRC] bit is still set when CRC error is detected, but the FAULT pin remains de-asserted.

#### 7.3.1.12.1 Fault Recovery Procedure

When any error flag in DEVICE\_STATUS, FAULT\_STATUS, or ALERT\_STATUS is set and latched, the state can only be cleared by host communication via SPI. Writing to the respective FAULT\_STATUS or ALERT\_STATUS register bit with a 1 clears the latch for that bit. The exceptions are the two FORCE bits, which are cleared by writing a 0 to the bit.

The FAULT\_STATUS and ALERT\_STATUS register bits are read-only, with the exception of the FORCE bit, which may be directly written to either a 1 or 0.

#### 7.3.1.13 Secondary Protector Built-In Self-Test Features

The secondary protector functions have built-in test for verifying the connections through the signal chain of ICs in the stack back to the host CPU. This verifies the wiring, connections, and signal path through the ICs by forcing a current through the signal path.

To implement this feature, host firmware should set the FAULT[FORCE] or ALERT[FORCE] bit in the top-most device in the stack. The device asserts the associated pin on the South interface, and it propagates down the stack, back to the base device. The base device in turn asserts the FAULT\_H (ALERT\_H) pin to the host, allowing the host to check for the received signal and thereby verify correct operation.

#### 7.3.2 Cell Balancing

The bq76PL536A has six dedicated outputs (CB1...CB6) that can be used to control external N-FETs as part of a cell balancing system. The implementation of appropriate algorithms is controlled by the system host. The CB\_CTRL[CBAL1–6] bits control the state of each of the outputs. The outputs are copied from the bit state of the CB\_CTRL register, that is, a 1 in this register activates the external balance FET by placing a high on the associated pin.

The CBx pins switch between approximately the positive and negative voltages of the cell across which the external FET is connected. This allows the use of a small, low-cost N-FET in series with a power resistor to provide cell balancing.

### 7.3.2.1 Cell Balance Control Safety Timer

The CBx outputs are cleared when the internal safety timer expires. The internal safety timer (CB\_TIME) value is programmed in units of seconds or minutes (range set by CB\_CTRL bit 7) with an accuracy of  $\pm 10\%$ .

The timer begins when any CB\_CTRL bit changes from 0 to 1. The timer is reset if all CB\_CTRL bits are modified by the host from 1 to 0, or by expiration of the timing period. The timing begins counting the programmed period from start **each time** the CB\_CTRL register is programmed from a zero to a non-zero value in the lower six bits. In the example, if the CB\_TIME is set for 30 s, then one or more bits are set in the CB\_CTRL register to balance the corresponding cells; then after 10 s the user firmware sets CB\_CTRL to 0x00, takes a measurement and then reprograms CB\_CTRL with the same or new bit pattern and the timer begins counting 30 s again before expiring and disabling balancing. This restart occurs each time the CB\_CTRL bits are set to a non-zero value. If this is done at a greater rate than the balancing period for which timer CB\_TIME is set, balancing is effectively never disabled – until the timer is either allowed to expire without changing the CB\_CTRL register to a non-zero value, or the CB\_CTRL register is set to zero by the user firmware. If the CB\_CTRL register is not manipulated from zero to non-zero while the timer is running, the timer expires as expected. Alterations of the value from a non-zero to a different non-zero value *do not* restart the timer (such as, from 0x02 to 0x03, and so forth).

While the timer is running, the host may set or reset any bit in the CB\_CTRL register at any time, and the CBx output follows the bit.

The host may re-program the timer at any time. The timer must always be programmed to allow the CBx outputs to be asserted. While the timer is non-zero, the CB\_CTRL settings are reflected at the outputs.

During periods when the timer is actively running (not expired), then DEVICE\_STATUS[CBT] is set.

## 7.3.3 Other Features and Functions

### 7.3.3.1 Internal Voltage Regulators

The bq76PL536A derives power from the BAT pin using several internal low dropout (LDO) voltage regulators. There are separate LDOs for internal analog circuits (5 V at LDOA), digital circuits (5 V at LDOD1 and LDOD2), and external, user circuits (5 V at REG50). The BAT pin should be connected to the most-positive cell input from cell 3, 4, 5, or 6, depending on the number of cells connected. Locate filter capacitors as close to the IC as possible. The internal LDOs and internal  $V_{REF}$  should not be used to power external circuitry, with the exception that LDODx should be used to source power to any external pullup resistors.

#### 7.3.3.1.1 Internal 5-V Analog Supply

The internal analog supply should be bypassed at the LDOA pin with a good-quality, low-ESR, 2.2- $\mu$ F ceramic capacitor.

#### 7.3.3.1.2 Internal 5-V Digital Supply

The internal digital supply should be bypassed at the LDOD1(2) pin with a good-quality, low-ESR, 2.2- $\mu$ F ceramic capacitor. The two pins are connected internally and provided to enhance single-pin failure-mode fault tolerance. They should also be connected together externally.

#### 注

Designer Note: Because the LDODx inputs are pulled briefly to approximately 7 V during programming, the LDODx pins should not be used as sources for pullups to 5-V digital pins, such as HSEL and SPI(bus)\_H connected pins. Use VREG50 instead, unless all programming is completed prior to mounting on the application PCB, in which case LDODx is a good choice.

#### 7.3.3.1.3 Low-Dropout Regulator (REG50)

The bq76PL536A has a low-dropout (LDO) regulator provided to power the thermistors and other external circuitry. The input for this regulator is  $V_{BAT}$ . The output of REG50 is typically 5 V. A minimum 2.2- $\mu$ F capacitor is required for stable operation. The output is internally current-limited. The output is reduced to near zero if excess current is drawn, causing die temperatures to rise to unacceptable levels.

The 2.2- $\mu$ F output capacitor is required whether REG50 is used in the design or not.

REG50 is disabled in SLEEP mode, and may be turned off under thermal-shutdown conditions, and therefore should not be used as a pullup source for terminating device pins where required.

#### 7.3.3.1.4 Auxiliary Power Output (AUX)

The bq76PL536A provides an approximately 1-mA auxiliary power output that is controlled through IO\_CONTROL[AUX]. This output is taken directly from REG50. The current drawn from this pin must be included in the REG50 current-limit budget by the designer.

#### 7.3.3.2 Undervoltage Lockout and Power-On Reset

The device incorporates two comparators to detect low  $V_{BAT}$  conditions. The first detects low voltage where some device digital operations are still available. The second, (POR) detects a voltage below which device operation is **not** ensured.

##### 7.3.3.2.1 UVLO

When the UVLO threshold voltage is sensed for a period  $\geq UVLO_{DELAY}$ , the device is no longer able to make accurate analog measurements and conversions. The ADC, cell-balancing and fault-detection circuitry are disabled. The digital circuitry, including host CPU and vertical communications between ICs, is fully functional. Register contents are preserved with the exception that CB\_CTRL is set to 0, and the UVLO bit is set in DEVICE\_STATUS.

##### 7.3.3.2.2 Power-On Reset (POR)

When the POR voltage threshold or lower is sensed for a period  $\geq UVLO_{DELAY}$ , the device is no longer able to function reliably. The device is disabled, including all fault-detection circuitry, host SPI communications, vertical communications, and so forth.

After the voltage rises above the hysteresis limit longer than the delay time, the device exits the reset state, with all registers set to default conditions. The FAULT\_STATUS[POR] bit is set and latched until reset by the host. The device no longer has a valid address (DEVICE\_ADDRESS[AR] = 0, ADDRESS\_CONTROL = 0). The device should be reprogrammed with a valid address, and any registers re-written if non-default values are desired.

##### 7.3.3.2.3 Reset Command

The bq76PL536A can also be reset by writing the reset code (0xa5) to the RESET register. All devices respond to a broadcast RESET command regardless of their current assigned address. The result is identical to a POR with the exception that the normal POR period is reduced to several hundred microseconds.

#### 7.3.3.3 Thermal Shutdown (TSD)

The bq76PL536A contains an integrated thermal shutdown circuit whose sensor is located near the REG50 LDO and has a threshold of  $T_{SD}$ . When triggered, the REG50 regulator reduces its output voltage to zero, and the ADC is turned off to conserve power. The thermal shutdown circuit has a built-in hysteresis that delays recovery until the die has cooled slightly. When the thermal shutdown is active, the DEVICE\_STATUS[TSD] bit is set. The IO\_CONTROL[SLEEP] and ALERT[SLEEP] bits also become set to reduce power consumption.

#### CAUTION

In the TSD state, the following are DISABLED:

- REG50 and AUX outputs
- Secondary protector settings

Due to the loss of REG50 and AUX outputs, any measurements (for example, voltage on a thermistor biased by either) should be considered incorrect.

Any external protection schemes depending on either of these voltages will also be impacted and the system designer shall make the appropriate decisions based on this.

### 7.3.3.4 GPIO

The bq76PL536A includes a general-purpose input/output pin controlled by the IO\_CONTROL[GPIO\_OUT] bit. The state of this bit is reflected on the pin. To use the pin as an input, program GPIO\_OUT to a 1, and then read the IO\_CONTROL[GPIO\_IN] bit. A pullup (10 kΩ–1 MΩ, typ.) is required on this pin if used as an input. *If the pullup is not included in the design, system firmware must program a 0 in IO\_CONTROL[GPIO\_OUT] to prevent excess current draw from the floating input. Use of a pullup is recommended in all designs to prevent an unintentional increase in current draw.*

## 7.3.4 Communications

### 7.3.4.1 SPI Communications – Device to Host

Device-to-host (D2H) mode is provided on the SPI interface pins for connection to a local host microcontroller, logic, and so forth. D2H communications operate in voltage mode as a standard SPI interface for ease of connection to the outside world from the bq76PL536A device. Standard TTL-compatible logic levels are presented. All relevant SPI timing and performance parameters are met by this interface.

The host interface operates in SPI mode 1, where CPOL = 0 and CPHA = 1. The SPI clock is normally low; data changes on rising edges, and is sampled on the falling edge. All transfers are MSB-first.

The pins of the base IC (only) in a stack should have the SCLK\_H and SDI\_H pins terminated with pullups to minimize current draw of the part if the host ever enters a state where the pins are not driven, that is, held in the high-impedance state by the host. In non-base devices, the \_H pins are forced to be all outputs driven low when the HSEL pin is high. In non-base devices, all \_H pins should remain unconnected.

The CS\_H has a pullup resistor of approximately 100 kΩ. SDO\_H is a 3-state output and is terminated with a weak pullup.

#### 注

Designer Note: When  $V_{BAT}$  is at or below the UVLO trip point voltage, the internal LDO which supplies the xxxx\_H host SPI communications pins (VLODx) begins to fall out of regulation. The output high voltage on the xxxx\_H pins falls off with the LDO voltage in an approximately linear manner until at the POR voltage trip point where it is reduced to approximately 3.5 V. This action is not tested in production.

## 7.3.5 Device-to-Device Vertical Bus (VBUS) Interface

Device-to-device (D2D) communications makes use of a unique, current-mode interface which provides common-mode voltage isolation between successive bq76PL536As. This *vertical bus* (VBUS) is found on the \_N and corresponding \_S pins. It provides high-speed I/O for both the SPI bus and the direct I/O pins CONV and DRDY. The current-mode interface minimizes the effects of wiring capacitance on the interface speed.

The \_S (south-facing) pins connect to the next-lower device (operating at a lower potential) in the stack of bq76PL536As. The \_N (North facing) pins connect to the next-higher device. The pins cannot be swapped; \_S always points South, and \_N always point North. The \_S and \_N pins are interconnected to the pin with the same name, but opposite suffix. All pins operate within the voltages present at the BAT and VSS pins.

#### WARNING

**These pins may be several hundred volts above system ground, depending on their position in the stack.**

#### 注

Designer Note: North (\_N) pins of the top, most-positive device in the stack should be connected to the BAT1(2) pins of the device for correct operation of the string. South (\_S) pins of the lowest, most-negative device in the stack should be connected to VSS of the device.

The number of devices in the vertical stack and other factors limit the maximum SCLK frequency. Each device imposes an approximately 30-ns delay on the round trip communications speed, that is, from SCLK rising (an input to all devices) to the SDO pin transitioning requires approximately 30 ns per device. The designer must add to this the delay caused by the PCB trace (in turn determined by the material and layout), any connectors in series with the connection, and any other wiring or cabling between devices in the system. To maximize speed, these other system components should be carefully selected to minimize delays and other detrimental effects on signal quality. Wiring and connectors should receive special attention to their transmission line characteristics.

Other factors which should be considered are clock duty cycle, clock jitter, temperature effects on clock and system components, user-selected drive level for the level-shift interface, and desired design margin.

The VBUS SPI interface is placed in a low-power mode when CS\_H is not asserted on the base device.

The CS\_N/S pins are asserted by a logic high on the vertical interface bus (logically inverted from CS\_H). This creates a default VBUS CS condition of logic low, reducing current consumption to a minimum.

To reduce power consumption of the SPI interface to a minimum, the SCLK\_H and SDI\_H should be maintained at a logic low (de-asserted) while CS\_H is asserted (low). Most SPI buses are operated this way by microcontrollers. The VBUS versions of these signals are not inverted from the host interface. The device also de-asserts by default the SDO\_N/S pins to minimize power consumption.

### 7.3.6 Packet Formats

#### 7.3.6.1 Data Read Packet

When the bq76PL536A is selected (CS\_S [CS\_H for first device] is active and the bq76PL536A has been addressed) and read request has been initiated, then the data is transmitted on the SDO\_S pin to the SDO\_N pin of the next device down the stack. This continues to the first device in the stack, where the data in from the SDO\_N pin is transmitted to the host via the SDO\_H pin. The device supplying the read data generates a CRC as the last byte sent. See [图 19](#) and [图 20](#) for additional information.




图 19. READ Packet Format




图 20. READ Packet Detail

### 7.3.6.2 Data Write Packet

When the bq76PL536A is selected (CS\_S is active and the bq76PL536A has been addressed) and a write request has been initiated, the bq76PL536A receives data through the SDI\_S pin, which is connected to the SDO\_N of the lower device. For the first device in the stack, the data is input to the SDI\_H pin from the host, and transmitted up the stack on the SDI\_S pin to the SDI\_N pin of the next higher device. If enabled, the device checks the CRC, which it expects as the last byte sent. If the CRC is valid, no action is taken. If the CRC is invalid or missing, the device asserts the ALERT\_S signal to the next lower device, which ripples down the stack to the ALERT\_H pin on the lowest device. The host should then take action to clear the condition. See [图 21](#) and [图 22](#) for details.

Unused or undefined register bits should be written as zeros.




图 21. WRITE Packet Format




图 22. WRITE Packet Detail

### 7.3.6.3 Broadcast Writes

The bq76PL536A supports broadcasting single register writes to all devices. A write to device address 0x3f is recognized by all devices on the bus with a valid address, and permits efficient simultaneous configuration of all registers in the stack of devices. This also permits synchronizing all ADC conversions by a firmware command sent to the CONVERT\_CTRL register as an alternative to using the CONV and DRDY pins.

### 7.3.6.4 Communications Packet Structure

The bq76PL536A has two primary communication modes through the SPI interface. These two modes enable single-byte read / write and multiple data reads. All writes are single-byte; the logical address is shifted one bit left, and the LSB = 1 for writing.

All transactions are in the form of packets comprising:

表 4. Communication Packet Order

BYTE	DESCRIPTION
#1	6-bit bq76PL536A slave address + R/W bit 0b0xxx xxxW
#2	Starting data-register offset
#3	Number of data bytes to be read (n) (omitted for writes)
#4 to 3+n	Data bytes
#4+n	CRC (omit if IO_CONFIG[CRC_DIS] = 1)

### 7.3.6.5 CRC Algorithm

The cyclic redundancy check (CRC) is a CRC-8 error-checking byte, calculated on all the message bytes (including addresses). It is identical in structure to the SMBus 2.0 packet error check (PEC), and is also known as the ATM-8 CRC. The CRC is appended to the message for all SPI packets by the device that supplied the data as the last byte in the packet (when IO\_CONTROL[CRC] == 1).

Each bus transaction requires a CRC calculation by both the transmitter and receiver within each packet. The CRC is calculated in a way that conforms to the polynomial,  $C(x) = x^8 + x^2 + x^1 + 1$  and must be calculated in the order of the bits as received, MSB first. The CRC calculation includes all bytes in the transmission, including address, command, and data. When reading data from the device, the CRC is based on the ADDRESS + FIRST\_REGISTER + LENGTH + returned\_device\_data[n]. The stuff-bytes used to clock out the data from the IC are not used as part of the calculation, although if the value 0x00 is used, the 0s have no effect on the CRC.

CRC verification is performed by the receiver when the CS\_x line goes false, indicating the end of a packet. If the CRC verification fails, the message is ignored (discarded), the CRC failure flag is set in the FAULT\_STATUS[CRC] register, and the FAULT line becomes asserted and latched until the error is read and cleared by the host.

The CRC bit returned in the FAULT\_STATUS register reflects the last packet received, not the CRC condition of the packet reading the FAULT\_STATUS contents. CRC errors should be handled at a high priority by the host controller, before writing to additional registers.

### 7.3.6.6 Data Packet Usage Examples

The bq76PL536A can be enabled via the host to read just the specific voltage data which would require a total of 2 written bytes (chip address and R/W [#1] + first (starting) register offset [#2] + LENGTH [#3] and 13 <null> stuff bytes (12 [n] data bytes + CRC).

The data packet can be expanded periodically to accommodate temperature and GPAI readings as well as device status as needed by changing the REGISTER\_FIRST offset and LENGTH values.

### 7.3.7 Device Addressing


Each individual device in the series stack requires an address to allow communication with it. Each bq76PL536A has a CS\_S and CS\_N that are used in assigning addresses. Once addresses have been assigned, the normal operation of the CS\_N/S lines is asserted (logic high) during communications, and the appropriate bq76PL536A in the stack responds according to the address transmitted as part of the packet (图 23).

When the bq76PL536A is reset, the DEVICE\_STATUS[AR] (address request) flag is cleared, the address register is set to 0x00, and ALERT\_S is set and passed down the stack. In this state, where address = 0x00, the CS\_N signal is forced to a de-asserted state (CS is not passed north when an address = 0). In this manner, after a reset the host is assured that a response at address 0x00 is from the first physical device in the stack. After address assignment of the current device, the host is assured that the next response at address 0x00 is from the next physical device in the stack.

Once a valid address is assigned to the device, the CS\_N signal responds normally, and follows the CS\_H or CS\_S signal, propagating to the next device in the stack. Valid addresses are in the range 0x01 through 0x3e. 0x00 is reserved for device discovery after reset. 0x3f is reserved as a broadcast address for all devices.

#### 注

Designer Note: Broadcast messages are only received by devices with a valid address, and the next higher device. Any device with an address of 0x00 blocks messages to devices above it. A broadcast message may not be received by all devices in a stack in situations where some devices do not have a valid address.


**图 23. Address Discovery and Assignment Algorithm**

Once the address is written, the ADDRESS\_CONTROL[AR] bit is set which is copied to the DEVICE\_STATUS[AR] and also ALERT\_S if ALERT\_N is also de-asserted. This allows the CS\_N pin to follow (asserted) the CS\_S pin assertions. The process of addressing can now be repeated as device ‘n’ has a new address and device n+1 has the default address of 0x00, and can be changed to its *correct* address in the stack.

If a device loses its address through a POR or it is replaced then this device will be the highest logical device in the stack able to be addressed (0x00) as its CS\_N will be disabled and the addressing process is required for this and higher devices.

### 7.3.8 Changes and Enhancements for bq76PL536A

- Improved power management during CRC faults – Configuration bit IO\_CONFIG[CRCNOFLT] (bit7) was added to disable CRC fault from asserting the FAULT pin. This feature is useful under very low-power operating conditions.
- ADC accuracy improvements – The conversion timing is now fixed at 6  $\mu$ s, offering improved accuracy over the original bq76PL536.
- Improved ADC automatic mode functionality, allowing optimized and fully automatic internal power management (ADC\_CTRL[ADC\_ON] = 0) during normal operation at sample rates (time between conversions) > 10 ms.
- Pin DRDY logic now indicates conversion status of all devices in the system.
- Improved V<sub>BUS</sub> communications reduce noise, enhance drive levels and hysteresis to improve battery stack communications, and eliminate eight external components or more. Support for longer distances between ICs and/or higher speeds for implementing large battery stack sizes.
- Improved flowchart for device addressing provided in data sheet.

## 7.4 Device Functional Modes

### 7.4.1 SLEEP Functionality

The bq76PL536A provides the host a mechanism to put the part into a low-power sleep state by setting the IO\_CONTROL[SLEEP] bit. When this bit is set/reset, the following actions occur as stated in the following paragraphs.

#### 7.4.1.1 SLEEP State Entry (Bit Set)

If a conversion is in progress, the device waits for it to complete, then sets DRDY true (high).

The device sets the ALERT\_STATUS[SLEEP] bit, which in turn causes the ALERT pin to be asserted.

The device gates off all other sources of FAULT or ALERT except ALERT[SLEEP]. The existing state of the FAULT and ALERT registers is preserved. The host should service and reset the ALERT generated by the SLEEP bit being set to minimize SLEEP state current draw by writing a 1 to ALERT[SLEEP] followed by a 0 to ALERT[SLEEP]. The ALERT North-South signal chain can draw up to approximately 1 mA of current when active, so this ALERT source should be cleared prior to the host entering the SLEEP state of its own. This signaling is provided to notify the host that the unmonitored/unprotected state is being entered.

The REG50 LDO is shut down and the output is allowed to float. The ADC, its reference, and clocks are disabled. The COV, CUV, and OT circuits are disabled, and their band-gap reference shut off.

#### CAUTION

The SLEEP State effectively removes protection and monitoring from the cells; the designer should take the necessary design steps and verifications to ensure the cells cannot be put into an unsafe condition by other parts of the system or usage characteristics.

## Device Functional Modes (接下页)

IO\_CONTROL[TS1:TS2] bits are not modified. The host must also set these bits to zero to minimize current draw of the thermistors themselves.

SPI communications are preserved; all registers may be read or written.

### 7.4.1.2 Sleep State Exit (Bit Reset)

VREG50 operation is restored.

COV, CUV, OT circuits are re-enabled.

The ADC circuitry returns to its former state. Note that there is a warm-up delay associated with the ADC enable, the same delay as specified for enabling from a cold start.

The FAULT and ALERT registers are restored to their pre-SLEEP state. If a FAULT or ALERT condition was present prior to SLEEP, the FAULT or ALERT pin is immediately asserted.

IC\_CONTROL[TS1:TS2] should be set by the host if the OT function or temperature measurement functions are desired.

## 7.5 Programming

### 7.5.1 Programming the EEPROM Configuration Registers

The bq76PL536A has a block of OTP-EEPROM that is used for configuring the operation of the bq76PL536A. Programming of the EEPROM should take place during pack/system manufacturing. A 7-V ( $V_{PP}$ ) pulse is required on the PROG pin. The part uses an internal window comparator to check the voltage, and times the internal pulse delivered to the EEPROM array.

The user first writes the desired values to all of the equivalent Group3 protected register addresses. The desired data is written to the appropriate address by first applying 7 V to the LDOD1(2) pins. Programming then performed by writing to the EE\_EN register (address 0x3f) with data 0x91. After a time period  $> 1500 \mu\text{s}$ , the 7 V is removed. Nominally, the voltage pulse should be applied for approximately 2–3 ms. Applying the voltage for an extended period of time may lead to device damage. The write is self-timed internally after receipt of the command. The following flow chart (图 24) illustrates the procedure for programming.

## Programming (接下页)




图 24. EPROM Programming

## 7.6 Register Maps

### 7.6.1 I/O Register Details

The bq76PL536A has 48 addressable I/O registers. These registers provide status, control, and configuration information for the battery protection system. Reserved registers return 0x00. Unused registers should not be written to; the results are undefined. Unused or undefined bits should be written as zeroes, and will always read back as zeroes. Several types of registers are provided, details are in the following sections and tables.

### 7.6.2 Register Types

#### 7.6.2.1 Read-Only (Group 1)

These registers contain the results of conversions, or device status information set by internal logic. The contents are re-initialized by a device reset as a result of either POR or the RESET command. Contents of the register are changed by either a conversion command, or when there is an internal state change (that is, a fault condition is sensed).

#### 7.6.2.2 Read / Write (Group 2)

The Read/Write register group modifies the operations or behavior of the device, or indicates detailed status in the ALERT\_STATUS and FAULT\_STATUS registers (图 25). The contents are re-initialized by a device reset as a result of either POR or the RESET command. Contents of the register are changed either by a conversion command, or when there is an internal state change (that is, a fault condition is sensed).

Contents may also be changed by a write from the host CPU to the register. Writes may only modify a single register at a time. If CRCs are enabled, the write packet is buffered until the CRC is checked for correctness. Packets with bad CRCs are discarded without writing the value to the register, after setting the FAULT\_STATUS[CRC] flag.

Unused or undefined bits in any register should be written as zeros, and will always read back as zeros.




图 25. Register Group2 Architecture

#### 7.6.2.3 Read / Write, Initialized From EEPROM (Group3)

These registers control the device configuration and functionality. The contents of the registers are initialized from EEPROM-stored constants as a result of POR, RESET command, or the RELOAD\_SHADOW command. This feature ensures that the secondary protector portion of the device (COV, CUV, OT) is fully functional after any reset, without host CPU involvement. See 图 26 for a simplified view.

These registers may only be modified by using a special, sequential-write sequence to guard against accidental changes. The value loaded from EEPROM at reset (or by command) may be temporarily overwritten by using the special write sequence. The temporary value is overwritten to the programmed EEPROM initialization value by the next reset or command to reload. To write to a these protected registers, first write 0x35 to SHDW\_CONTROL, immediately followed by the write to the desired register. Any intervening write cancels the special sequence.

To re-initialize the entire set of Group3 registers to the EEPROM defaults, write the value 0x27 to SHDW\_CONTROL.

## Register Maps (接下页)

These registers are protected further against corruption by a ninth parity bit that is automatically updated when the register is written using even parity. If the contents of the register ever become corrupted, the bad parity causes the ALERT\_STATUS[PARTY] bit to become set, alerting the host CPU of the problem.

The EPROM-stored constants are programmed by writing the values to the register(s), then applying the programming voltage to the LDODx pins, then issuing the EPROM\_WRITE command to register E\_EN. All Group3 registers are programmed simultaneously, and this operation can only be performed once to the one-time-programmable (OTP) memory cells. The process is not reversible.




图 26. Protected Register Group3 Architecture, Simplified View

### 7.6.2.4 Error Checking and Correcting (ECC) EPROM

The EPROM used to initialize this group is also protected by error-check-and-correct (ECC) logic. The ECC bits provide a highly reliable storage solution in the presence of external disturbances. This feature cannot be disabled by user action. Implementation is fully self-contained and automatic and requires no special computations or provisioning by the user.

When the Group3 contents are permanently written to EPROM, an additional array of hidden ECC-OTP cells is also automatically programmed. The ECC logic implements a Hamming code that automatically corrects all single-bit errors in the EPROM array, and senses additional multi-bit errors. If any corrections are made, the DEVICE\_STATUS[ECC\_COR] flag bit is set. If any multi-bit errors are sensed, the ALERT\_STATUS[ECC\_ERR] flag is set. The corrective action or detection is performed anytime the contents of EPROM are loaded into the registers – POR, RESET, or by REFRESH command. *Note: The ECC\_COR and ECC\_ERR bits may glitch during OTP-EPROM writes; this is normal. If this occurs, reset the tripped bit; it should remain cleared.*

When a double-bit (uncorrectable) error is found, DEVICE\_STATUS[ALERT] is set, the ALERT\_S (ALERT\_H for bottom stack device) line is activated, and the ALERT\_STATUS register returns the ECC\_ERR and/or IFAULT bit = 1(true). *The device may return erroneous measurement data, and/or fail to detect COV, CUV, or OT faults in this state.*

EPROM bits are shipped from the factory set to 0, and must be programmed to the 1 state as required.

**Register Maps (接下页)**
**表 5. Data and Control Register Descriptions**

NAME	ADDR	GROUP	ACCESS <sup>(1)</sup>	RESET	DESCRIPTION
DEVICE_STATUS	0x00	1	R	0	Status register
GPAI	0x01, 0x02	1	R	0	GPAI measurement data
VCELL1	0x03, 0x04	1	R	0	Cell 1 voltage data
VCELL2	0x05, 0x06	1	R	0	Cell 2 voltage data
VCELL3	0x07, 0x08	1	R	0	Cell 3 voltage data
VCELL4	0x09, 0x0a	1	R	0	Cell 4 voltage data
VCELL5	0x0b, 0x0c	1	R	0	Cell 5 voltage data
VCELL6	0x0d, 0x0e	1	R	0	Cell 6 voltage data
TEMPERATURE1	0x0f, 0x10	1	R	0	TS1+ to TS1– differential voltage data
TEMPERATURE2	0x11, 0x12	1	R	0	TS2+ to TS2– differential voltage data
RSVD	0x13–0x1f	–	–	–	Reserved for future use
ALERT_STATUS	0x20	2	R/W	0x80	Indicates source of ALERT signal
FAULT_STATUS	0x21	2	R/W	0x08	Indicates source of FAULT signal
COV_FAULT	0x22	1	R	0	Indicates cell in OV fault state
CUV_FAULT	0x23	1	R	0	Indicates cell in UV fault state
PRESULT_A	0x24	1	R	0	Parity result of Group3 protected registers (A)
PRESULT_B	0x25	1	R	0	Parity result of Group3 protected registers (B)
RSVD	0x26–0x2f	–	–	–	Reserved for future use
ADC_CONTROL	0x30	2	R/W	0	ADC measurement control
IO_CONTROL	0x31	2	R/W	0	I/O pin control
CB_CTRL	0x32	2	R/W	0	Controls the state of the cell-balancing outputs CBx
CB_TIME	0x33	2	R/W	0	Configures the CB control FETs maximum on time
ADC_CONVERT	0x34	2	R/W	0	ADC conversion start
RSVD	0x35–0x39	–	–	–	Reserved for future use
SHDW_CTRL	0x3a	2	R/W	0	Controls WRITE access to Group3 registers
ADDRESS_CONTROL	0x3b	2	R/W	0	Address register
RESET	0x3c	2	W	0	RESET control register
TEST_SELECT	0x3d	2	R/W	0	Test mode selection register
RSVD	0x3e	–	–	–	Reserved for future use
E_EN	0x3f	2	R/W	0	EPROM programming mode enable
FUNCTION_CONFIG	0x40	3	R/W	EPROM	Default configuration of device
IO_CONFIG	0x41	3	R/W	EPROM	I/O pin configuration
CONFIG_COV	0x42	3	R/W	EPROM	Ovvoltage set point
CONFIG_COVT	0x43	3	R/W	EPROM	Ovvoltage time-delay filter
CONFIG_CUV	0x44	3	R/W	EPROM	Undervoltage setpoint
CONFIG_CUVT	0x45	3	R/W	EPROM	Undervoltage time-delay filter
CONFIG_OT	0x46	3	R/W	EPROM	Ovtemperatur set point
CONFIG_OTT	0x47	3	R/W	EPROM	Ovtemperatur time-delay filter
USER1	0x48	3	R	EPROM	User data register 1, not used by device
USER2	0x49	3	R	EPROM	User data register 2, not used by device
USER3	0x4a	3	R	EPROM	User data register 3, not used by device
USER4	0x4b	3	R	EPROM	User data register 4, not used by device
RSVD	0x4c–0xff	–	–	–	Reserved

(1) Key: R = Read; W = Write

## 7.6.3 Register Details

### 7.6.3.1 DEVICE\_STATUS Register (0x00)

The STATUS register provides information about the current state of the bq76PL536A.

图 27. DEVICE\_STATUS Register

7	6	5	4	3	2	1	0
ADDR_RQST	FAULT	ALERT	Reserved	ECC_COR	UVLO	CBT	DRDY

表 6. DEVICE\_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
7	ADDR_RQST			<p>This bit is written to indicate that the ADDR[0]...[5] bits have been written to the correct address. This bit is a copy of in the ADDRESS_CONTROL[AR] bit.</p> <p>0 = Address has not been assigned 1 = Address has been assigned</p>
6	FAULT			<p>This bit indicates that this bq76PL536A has detected a condition causing the FAULT signal to become asserted.</p> <p>0 = No FAULT exists 1 = A FAULT exists. Read FAULT_STATUS to determine the cause.</p>
5	ALERT			<p>This bit indicates that this bq76PL536A has detected a condition causing the ALERT pin to become asserted.</p> <p>0 = No ALERT exists 1 = An ALERT exists. Read ALERT_STATUS to determine the cause.</p>
4	Reserved			
3	ECC_COR			<p>This bit indicates a one-bit error has been detected and corrected in the EPROM.</p> <p>0 = No errors are detected in the EPROM 1 = A one-bit (single bit) error has been detected and corrected by on-chip logic.</p>
2	UVLO			<p>This bit indicates the device VBAT has fallen below the undervoltage lockout trip point. Some device operations are not valid in this condition.</p> <p>0 = Normal operation 1 = UVLO trip point reached, device operation is <b>not</b> ensured.</p>
1	CBT			<p>This bit indicates the cell balance timer is running.</p> <p>0 = The cell balance timer is has not started or has expired. 1 = The cell balance timer is running.</p>
0	DRDY			<p>This bit indicates the data is ready to read (no conversions active).</p> <p>0 = There are conversions running. 1 = There are no conversions running.</p>

#### 7.6.4 GPAI (0x01, 0x02) Register

The GPAI register reports the ADC measurement of GPAI+/GPAI– in units of LSBs.

Bits 15–8 are returned at address 0x01, bits 7–0 at address 0x02.

**图 28. GPAI (0x01, 0x02) Register**

15	14	13	12	11	10	9	8
GPAI[15]	GPAI[14]	GPAI[13]	GPAI[12]	GPAI[11]	GPAI[10]	GPAI[9]	GPAI[8]
7	6	5	4	3	2	1	0
GPAI [7]	GPAI [6]	GPAI [5]	GPAI [4]	GPAI [3]	GPAI [2]	GPAI [1]	GPAI [0]

#### 7.6.5 VCELLn Register (0x03...0x0e)

The VCELLn registers report the converted data for cell n, where n = 1 to 6.

Bits 15–8 are returned at odd addresses (for example, 0x03), bits 7–0 at even addresses (for example, 0x04).

**图 29. VCELLn Register**

15	14	13	12	11	10	9	8
VCELLn[15]	VCELLn[14]	VCELLn[13]	VCELLn[12]	VCELLn[11]	VCELLn[10]	VCELLn[9]	VCELLn[8]
7	6	5	4	3	2	1	0
VCELLn[7]	VCELLn[6]	VCELLn[5]	VCELLn[4]	VCELLn[3]	VCELLn[2]	VCELLn[1]	VCELLn[0]

#### 7.6.6 TEMPERATURE1 Register (0x0f, 0x10)

The TEMPERATURE1 register reports the converted data for TS1+ to TS1–.

Bits 15–8 are returned at odd addresses (for example, 0x0f), bits 7–0 at even addresses (for example, 0x10).

**图 30. TEMPERATURE1 Register**

15	14	13	12	11	10	9	8
TEMP1[15]	TEMP1[14]	TEMP1[13]	TEMP1[12]	TEMP1[11]	TEMP1[10]	TEMP1[9]	TEMP1[8]
7	6	5	4	3	2	1	0
TEMP1[7]	TEMP1[6]	TEMP1[5]	TEMP1[4]	TEMP1[3]	TEMP1[2]	TEMP1[1]	TEMP1[0]

#### 7.6.7 TEMPERATURE2 Register (0x11, 0x12)

The TEMPERATURE2 register reports the converted data for TS2+ to TS2–.

Bits 15–8 are returned at odd addresses (for example, 0x11), bits 7–0 at even addresses (for example, 0x12).

**图 31. TEMPERATURE2 Register**

15	14	13	12	11	10	9	8
TEMP2[15]	TEMP2[14]	TEMP2[13]	TEMP2[12]	TEMP2[11]	TEMP2[10]	TEMP2[9]	TEMP2[8]
7	6	5	4	3	2	1	0
TEMP2[7]	TEMP2[6]	TEMP2[5]	TEMP2[4]	TEMP2[3]	TEMP2[2]	TEMP2[1]	TEMP2[0]

### 7.6.8 ALERT\_STATUS Register (0x20)

The ALERT\_STATUS register provides information about the source of the ALERT signal. The host must clear each alert flag by writing a 1 to the bit that is set. The exception is bit 4, which may be written 1 or 0 as needed to implement self-test of the IC stack and wiring.

图 32. ALERT\_STATUS Register

7	6	5	4	3	2	1	0
AR	PARITY	ECC_ERR	FORCE	TSD	SLEEP	OT2	OT1

表 7. ALERT\_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
7	AR			<p>This bit indicates that the ADDR[0]...[5] bits have been written to a valid address. This bit is an inverted copy of the ADDRESS_CONTROL[AR] bit. It is not cleared until an address has been programmed in ADDRESS_CONTROL and a 1 followed by a 0 (two writes) is written to the bit.</p> <p>0 = Address has been assigned. 1 = Address has not been assigned (default at RESET).</p>
6	PARITY			<p>This bit is used to validate the contents of the protected Group3 registers.</p> <p>0 = Group3 protected register(s) contents are valid. 1 = Group3 protected register(s) contents are invalid. Group3 registers should be refreshed from OTP or directly written from the host.</p>
5	ECC_ERR			<p>This bit is used to validate the OTP register blocks.</p> <p>0 = No double-bit errors (a corrected one-bit error may/may not exist) 1 = An uncorrectable error has been detected in the OTP-EPROM register bank. OTP-EPROM register(s) are not valid.</p>
4	FORCE			<p>This bit asserts the ALERT signal. It can be used to verify correct operation and connectivity of the ALERT as a part of system self-test.</p> <p>0 = De-assert ALERT (default) 1 = Assert the ALERT signal.</p>
3	TSD			<p>This bit indicates thermal shutdown is active.</p> <p>0 = Thermal shutdown is inactive (default). 1 = Die temperature has exceeded <math>T_{SD}</math>.</p>
2	SLEEP			<p>This bit indicates SLEEP mode was activated. This bit is only set when SLEEP is first activated; no continuous ALERT or SLEEP status is indicated after the host resets the bit, even if the IO_CTRL[SLEEP] bit remains true. (See IO_CTRL register for details.)</p> <p>0 = Normal operation 1 = SLEEP mode was activated.</p>
1	OT2			<p>This bit indicates an overtemperature fault has been detected via TS2.</p> <p>0 = Temperature is lower than or equal to the <math>V_{OT2}</math> (or input disabled by IO_CONTROL[TS2] = 0). 1 = Temperature is higher than <math>V_{OT2}</math>.</p>
0	OT1			<p>This bit indicates an overtemperature fault has been detected via TS1.</p> <p>0 = Temperature is lower than or equal to the <math>V_{OT1}</math> (or input disabled by IO_CONTROL[TS1] = 0). 1 = Temperature is higher than <math>V_{OT1}</math>.</p>

### 7.6.9 FAULT\_STATUS Register (0x21)

The FAULT\_STATUS register provides information about the source of the FAULT signal. The host must clear each fault flag by writing a 1 to the bit that is set. The exception is bit 4, which may be written 1 or 0 as needed to implement self-test of the IC stack and wiring.

**图 33. FAULT\_STATUS Register**

7	6	5	4	3	2	1	0
Reserved	IFAULT	FORCE	POR	CRC	CUV	COV	

**表 8. FAULT\_STATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	Reserved			
5	IFAULT			<p>The device has failed an internal register consistency check. Measurement data and protection function status may not be accurate and should not be used.</p> <p>0 = No internal register consistency check fault exists.</p> <p>1 = The internal consistency check has failed self-test. The host should attempt to reset the device, see the <i>RESET</i> section. If the fault persists, the failure should be considered uncorrectable.</p>
4	FORCE			<p>This bit asserts the FAULT signal. It can be used to verify correct operation and connectivity of the FAULT line as a part of system self-test.</p> <p>0 = Deassert FAULT (default)</p> <p>1 = Assert the FAULT signal</p>
3	POR			<p>This bit indicates a power-on reset (POR) has occurred.</p> <p>0 = No POR has occurred since this bit was last cleared by the host.</p> <p>1 = A POR has occurred. This notifies the host that default values have been loaded to Group1 and Group2 registers, and OTP contents have been copied to Group3 registers.</p>
2	CRC			<p>This bit indicates a garbled packet reception by the device.</p> <p>0 = No errors</p> <p>1 = A CRC error was detected in the last packet received.</p>
1	CUV			<p>This bit indicates that this bq76PL536A has detected a cell undervoltage (CUV) condition. Examine CUV_FAULT to determine which cell caused the ALERT.</p> <p>0 = All cells are above the CUV threshold (default).</p> <p>1 = One or more cells is below the CUV threshold.</p>
0	COV			<p>This bit indicates that this bq76PL536A has detected a cell overvoltage (COV) condition. Examine COV_FAULT to determine which cell caused the FAULT.</p> <p>0 = All cells are above the COV threshold (default).</p> <p>1 = One or more cells is below the COV threshold.</p>

### 7.6.10 COV\_FAULT Register (0x22)

图 34. COV\_FAULT Register

7	6	5	4	3	2	1	0
Reserved	OV[6]	OV[5]	OV[4]	OV[3]	OV[2]	OV[1]	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 9. COV\_FAULT Register Field Descriptions

Bit	Field	Type	Reset	Description
7-6	Reserved			
5-0	OV[6]..[1]			These bits indicate which cell caused the DEVICE_STATUS[COV] flag to be set. 0 = Cell[n] does not have an overvoltage fault (default). 1 = Cell[n] does have an overvoltage fault.

### 7.6.11 CUV\_FAULT Register (0x23)

图 35. CUV\_FAULT Register

7	6	5	4	3	2	1	0
Reserved	UV[6]	UV[5]	UV[4]	UV[3]	UV[2]	UV[1]	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 10. CUV\_FAULT Register Field Descriptions

Bit	Field	Type	Reset	Description
7-6	Reserved			
5-0	UV[6]..[1]			These bits indicate which cell caused the DEVICE_STATUS[CUV] flag to be set. 0 = Cell[n] does not have an undervoltage fault (default). 1 = Cell[n] does have an undervoltage fault.

### 7.6.12 PARITY\_H Register (0x24) (PRESULT\_A (R/O))

The PRESULT\_A register holds the parity result bits for the first eight Group3 protected registers.

图 36. PARITY\_H Register

7	6	5	4	3	2	1	0
OTT	OTV	CUVT	CUVV	COVT	COVV	IO	FUNC

### 7.6.13 PARITY\_H Register (0x25) (PRESULT\_B (R/O))

The PRESULT\_B register holds the parity result bits for the second eight Group3 protected registers.

图 37. PARITY\_H Register

7	6	5	4	3	2	1	0
Reserved				USER4	USER3	USER2	USER1

### 7.6.14 ADC\_CONTROL Register (0x30)

The ADC\_CONTROL register controls some features of the bq76PL536A.

**图 38. ADC\_CONTROL Register**

7	6	5	4	3	2	1	0
Reserved	ADC_ON	TS2	TS1	GPAI	CELL_SEL[2]	CELL_SEL[1]	CELL_SEL[0]

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**表 11. ADC\_CONTROL Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	Reserved			Must be written as 0.
6	ADC_ON			<p>This bit forces the ADC subsystem ON. This has the effect of eliminating internal start-up and settling delays, but increases current consumption.</p> <p>0 = Auto mode. ADC subsystem is OFF until a conversion is requested. The ADC is turned on, a wait is applied to allow the reference to stabilize. Automatically returns to OFF state at end of requested conversion. Note that there is a start-up delay associated with turning the ADC to the ON state in this mode.</p> <p>1 = ADC subsystem is ON, regardless of conversion state. Power consumption is increased.</p>
5-4	TS[1]..[0]			<p>These two bits select whether any of the temperature sensor inputs are to be measured on the next conversion sequence start. Refer to <a href="#">表 12</a>.</p>
3	GPAI			<p>This bit enables and disables the GPAI input to be measured on the next conversion-sequence start.</p> <p>0 = GPAI is not selected for measurement.</p> <p>1 = GPAI is selected for measurement.</p>
2-0	CELL_SEL[2]..[0]			<p>These three bits select the series cells for voltage measurement translation on the next conversion sequence start. Refer to <a href="#">表 13</a>.</p>

**表 12. Temperature sensor Inputs**

TS[1]	TS[0]	MEASURE T
0	0	None (default)
0	1	TS1
1	0	TS2
1	1	Both

**表 13. Series Cells for Voltage Measurement Translation**

CELL_SEL[2]	CELL_SEL[1]	CELL_SEL[0]	SELECTED CELL
0	0	0	Cell 1 only
0	0	1	Cells 1-2
0	1	0	Cells 1-2-3
0	1	1	Cells 1-2-3-4
1	0	0	Cells 1-2-3-4-5
1	0	1	Cells 1-2-3-4-5-6
Other			Cell 1 only

### 7.6.15 IO\_CONTROL Register (0x31)

The IO\_CONTROL register controls some features of the bq76PL536A external I/O pins.

图 39. IO\_CONTROL Register

7	6	5	4	3	2	1	0
AUX	GPIO_OUT	GPIO_IN		Reserved	SLEEP	TS2	TS1

表 14. IO\_CONTROL Register Field Descriptions

Bit	Field	Type	Reset	Description
7	AUX			Controls the state of the AUX output pin, which is internally connected to REG50. 0 = Open 1 = Connected to REG50
6	GPIO_OUT			Controls the state of the open-drain GPIO output pin; the pin should be programmed to 1 to use the GPIO pin as an input. 0 = Output low 1 = Open-drain
5	GPIO_IN			Represents the input state of GPIO pin when used as an input 0 = GPIO input is low 1 = GPIO input is high
4-3	Reserved			
2	SLEEP			Places the device in a low-quiescent-current state. All CUV, COV, and OT comparators are disabled. A 1-ms delay to stabilize the reference voltage is required to exit SLEEP mode and return to active COV, CUV monitoring. 0 = ACTIVE mode 1 = SLEEP mode
1-0	TSx			Controls the connection of the TS1:TS2 inputs to the ADC VSS connection point. When set, the TSx(–) input is connected to VSS. These bits should be set to 0 to reduce the current draw of the system. 0 = Not connected 1 = Connected

### 7.6.16 CB\_CTRL Register (0x32)

The CB\_CTRL register determines the internal cell balance output state.

图 40. CB\_CTRL Register

7	6	5	4	3	2	1	0
Reserved	CBAL[6]	CBAL[5]	CBAL[4]	CBAL[3]	CBAL[2]	CBAL[1]	

表 15. CB\_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
7-6	Reserved			
5-0	CBAL[n]			CB_CTRL b(n = 5 to 0) (CBAL(n + 1)): This bit determines if the CB(n) output is high or low. 0 = CB[n] output is low (default). 1 = CB[n] output is high (active).

### 7.6.17 CB\_TIME Register (0x33)

The CB\_TIME register sets the maximum high (active) time for the cell balance outputs from 0 seconds to 63 minutes. When set to 0, no balancing can occur – balancing is effectively disabled.

图 41. CB\_TIME Register

7	6	5	4	3	2	1	0
CBT[7]	Reserved	CBT[5]	CBT[4]	CBT[3]	CBT[2]	CBT[1]	CBT[0]

表 16. CB\_TIME Register Field Descriptions

Bit	Field	Type	Reset	Description
7	CBT[7]			Controls minutes/seconds counting resolution. 0 = Seconds (default) 1 = Minutes
6	Reserved			
5-0	CBT[n]			Sets the time duration as scaled by CBT[7]

### 7.6.18 ADC\_CONVERT Register (0x34)

The CONVERT\_CTRL register is used to start conversions.

图 42. ADC\_CONVERT Register

7	6	5	4	3	2	1	0
Reserved							CONV

表 17. ADC\_CONVERT Register Field Descriptions

Bit	Field	Type	Reset	Description
7-1	Reserved			
0	CONV			This bit starts a conversion, using the settings programmed into the ADC_CONTROL register. It provides a programmatic method of initiating conversions. 0 = No conversion (default) 1 = Initiate conversion. This bit is automatically reset after conversion begins, and always returns 0 on READ.

### 7.6.19 SHDW\_CTRL Register (0x3a)

The SHDW\_CTRL register controls writing to Group3 protected registers. Default at RESET = 0x00.

The value 0x35 must be written to this register to allow writing to Group3 protected registers in the range 0x40–0x4f. The register always returns 0x00 on read. The register is reset to 0x00 after any successful write, including a write to non-Group3 registers. A read operation does not reset this register.

Writing the value 0x27 results in all Group3 protected registers being refreshed from OTP programmed values. The register is reset to 0x00 after the REFRESH is complete.

图 43. SHDW\_CTRL Register

7	6	5	4	3	2	1	0
SHDW[7]	SHDW[6]	SHDW[5]	SHDW[4]	SHDW[3]	SHDW[2]	SHDW[1]	SHDW[0]

### 7.6.20 ADDRESS\_CONTROL Register (0x3b)

The ADDRESS\_CONTROL register allows the host to assign an address to the bq76PL536A for communication. The default for this register is 0x00 at RESET.

图 44. ADDRESS\_CONTROL Register

7	6	5	4	3	2	1	0
ADDR_RQST	Reserved	ADDR[5]	ADDR[4]	ADDR[3]	ADDR[2]	ADDR[1]	ADDR[0]

表 18. ADDRESS\_CONTROL Register Field Descriptions

Bit	Field	Type	Reset	Description
7	ADDR_RQST			This bit is written to indicate that the ADDR[0]...[5] bits have been written to the correct address. This bit is reflected in the DEVICE_STATUS[AR] bit. 0 = Address has not been assigned (default at RESET). 1 = Address has been assigned.
6	Reserved			
5-0	ADDR[n]			These bits set the device address for SPI communication. This provides to a range of addresses from 0x00 to 0x3f. Address 0x3f is reserved for broadcast messages to all connected and addressed 76PL536 devices. The default for these 6 bits is 0x00 at RESET.

### 7.6.21 RESET Register (0x3c)

The RESET register allows the host to reset the bq76PL536A directly.

Writing 0xa5 causes the device to RESET. Other values are ignored.

图 45. RESET Register

7	6	5	4	3	2	1	0
RST[7]	RST[6]	RST[5]	RST[4]	RST[3]	RST[2]	RST[1]	RST[0]

### 7.6.22 TEST\_SELECT Register (0x3d)

The TEST\_SELECT places the SPI port in a special mode useful for debug.

TSEL (b7–b0) is used to place the SPI\_H interface pins in a mode to support test/debug of a string of bq76PL536A devices. 0 = normal operating mode.

When the sequence 0xa4, 0x25 ("JR") is written on subsequent write cycles, the device enters a special TEST mode useful for stack debugging. Writes to other registers between the required sequence bytes results in the partial sequence being voided; the entire sequence must be written again. POR, RESET, or writing a 0x00 to this register location exits this mode.

In this state, SPI pin SCLK and SDI become outputs and are enabled, and reflect the state of the SCLK\_S, SDI\_S pins of the device. SDO remains an output. This allows observation of bus traffic mid-string. The lowest device in the string should **not** be set to operate in this mode.

#### CAUTION

The user is cautioned to condition the connection to a mid- or top-string device with suitable isolation circuitry to prevent injury or damage to connected devices. Programming the most-negative device on the stack in this mode prevents further communications with the stack until POR, and may result in device destruction; this condition should be avoided.

**图 46. TEST\_SELECT Register**

7	6	5	4	3	2	1	0
TSEL[7]	TSEL[6]	TSEL[5]	TSEL[4]	TSEL[3]	TSEL[2]	TSEL[1]	TSEL[0]

### 7.6.23 E\_EN Register (0x3f)

The E\_EN register controls the access to the programming of the integrated OTP EPROM.

This register should be written the value 0x91 to permit writing the USER block of EPROM. Values other than 0x00 and 0x91 are reserved and may result in undefined operation. The next read or write of any type to the device resets (closes) the write window. If a Group3 protected write occurs, the window is closed after the write.

**图 47. E\_EN Register**

7	6	5	4	3	2	1	0
E_EN[7]	E_EN[6]	E_EN[5]	E_EN[4]	E_EN[3]	E_EN[2]	E_EN[1]	E_EN[0]

### 7.6.24 FUNCTION\_CONFIG Register (0x40)

The FUNCTION\_CONFIG sets the default configuration for special features of the device.

图 48. FUNCTION\_CONFIG Register

7	6	5	4	3	2	1	0
0	0	GPAI_REF	GPAI_SRC	CN[1]	CN[0]		Reserved

表 19. FUNCTION\_CONFIG Register Field Descriptions

Bit	Field	Type	Reset	Description
7-6	Reserved			
5	GPAI_REF			This bit sets the reference for the GPAI ADC measurement. 0 = Internal ADC bandgap reference 1 = $V_{REG50}$ (ratiometric)
4	GPAI_SRC			This bit controls multiplexing of the GPAI register and determines whether the ADC mux is connected to the external GPAI inputs, or internally to the BAT1 pin. The register results are automatically scaled to match the input. 0 = External GPAI inputs are converted to result in GPAI register 0x01–02. 1 = BAT pin to VSS voltage is measured and reported in the GPAI register.
3-2	CN[n]			These two bits configure the number of series cells used. If fewer than 6 cells are configured, the corresponding OV/UV faults are ignored. For example, if the CN[x] bits are set to 10b (2), then the OV/UV comparators are ignored for cells 5 and 6. Refer to 表 20.
1-0	Reserved			

表 20. Series Cells

CN[1]	CN[0]	Series Cells
0	0	6 (DEFAULT)
0	1	5
1	0	4
1	1	3

### 7.6.25 IO\_CONFIG Register (0x41)

The IO\_CONFIG sets the default configuration for miscellaneous I/O features of the device.

**图 49. IO\_CONFIG Register**

7	6	5	4	3	2	1	0
CRCNOFLT				Reserved			CRC_DIS

**表 21. IO\_CONFIG Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	CRCNOFLT			<p>This bit enables and disables detected CRC errors asserting the FAULT pin.</p> <p>0 = CRC errors cause the FAULT[CRC] bit to be set and the FAULT pin to assert. The FAULT[CRC] bit must be reset as described in the text.</p> <p>1 = CRC errors cause the FAULT[CRC] bit to be set and the FAULT pin is not asserted. The FAULT[CRC] bit must be reset as described in the text.</p>
6-1	Reserved			
0	CRC_DIS			<p>This bit enables and disables the automatic generation of the CRC for the SPI communication packet. The packet size is determined by the host as part of the read request protocol. The CRC is checked at the deassertion of the CS pin. TI recommends that this bit be changed using the broadcast address (0x3f) so that all devices in a battery stack use the same protocol.</p> <p>0 = A CRC is expected, and generated as the last byte of the packet.</p> <p>1 = A CRC is not used in communications.</p>

### 7.6.26 CONFIG\_COV Register (0x42)

The CONFIG\_COV register determines cell overvoltage threshold voltage.

**图 50. CONFIG\_COV Register**

7	6	5	4	3	2	1	0
DISABLE	Reserved	COV[5]	COV[4]	COV[3]	COV[2]	COV[1]	COV[0]

**表 22. CONFIG\_COV Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	DISABLE			<p>Disables the overvoltage function when set.</p> <p>0 = Overvoltage function enabled</p> <p>1 = Overvoltage function disabled</p>
6	Reserved			
5-0	COV[n]			<p>Configuration bits with corresponding voltage threshold</p> <p>0x00 = 2 V; each binary increment adds 50 mV until 0x3c = 5 V</p>

### 7.6.27 CONFIG\_COVT Register (0x43)

The CONFIG\_COVT register determines cell overvoltage detection delay time.

图 51. CONFIG\_COVT Register

7	6	5	4	3	2	1	0
μs/ms	Reserved		COVD[4]	COVD[3]	COVD[2]	COVD[1]	COVD[0]

表 23. CONFIG\_COVT Register Field Descriptions

Bit	Field	Type	Reset	Description
7	μs/ms			Determines the units of the delay time, microseconds or milliseconds 0 = Microseconds 1 = Milliseconds
6-5	Reserved			
4-0	COVD[n]			0x01 = 100; each binary increment adds 100 until 0x1f = 3100 Note: When this register is programmed to 0x00, the delay becomes 0s AND the COV state is NOT latched in the COV_FAULT register. In this operating mode, the overvoltage state for a cell is virtually instantaneous in the COV_FAULT register. This mode may cause system firmware to miss a dangerous cell overvoltage condition.

### 7.6.28 CONFIG\_UV Register (0x44)

The CUV register determines cell under voltage threshold voltage.

图 52. CONFIG\_UV Register

7	6	5	4	3	2	1	0
DISABLE	Reserved		CUV[4]	CUV[3]	CUV[2]	CUV[1]	CUV[0]

表 24. CONFIG\_UV Register Field Descriptions

Bit	Field	Type	Reset	Description
7	DISABLE			Disables the undervoltage function when set 0 = Undervoltage function enabled 1 = Undervoltage function disabled
6-5	Reserved			
4-0	COVD[n]			Configuration bits with corresponding voltage threshold 0x00 = 0.7 V; each binary increment adds 100 mV until 0x1a = 3.3 V

### 7.6.29 CONFIG\_CUVT Register (0x45)

The CONFIG\_CUVT register determines cell undervoltage detection delay time.

图 53. CONFIG\_CUVT Register

7	6	5	4	3	2	1	0
μs/ms	Reserved		CUVD[4]	CUVD[3]	CUVD[2]	CUVD[1]	CUVD[0]

**表 25. CONFIG\_CUVT Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	$\mu$ s/ms			Determines the units of the delay time, microseconds or milliseconds 0 = Microseconds 1 = Milliseconds
6-5	Reserved			
4-0	CUVD[n]			0x01 = 100; each binary increment adds 100 until 0x1f = 3100 Note: When this register is programmed to 0x00, the delay becomes 0 s AND the CUV state is NOT latched in the CUV_FAULT register. In this operating mode, the undervoltage state for a cell is virtually instantaneous in the CUV_FAULT register. This mode may cause system firmware to miss a dangerous cell undervoltage condition.

### 7.6.30 CONFIG\_OT Register (0x46)

The CONFIG\_OT register holds the configuration of the overtemperature thresholds for the two TS inputs.

For each respective nibble (OT1 or OT2), the value 0x0 disables this function. Other settings program a trip threshold. See the [Ratiometric Sensing](#) section for details of setting this register. Values above 0x0b are illegal and should not be used.

**图 54. CONFIG\_OT Register**

7	6	5	4	3	2	1	0
OT2[3]	OT2[2]	OT2[1]	OT2[0]	OT1[3]	OT1[2]	OT1[1]	OT1[0]

### 7.6.31 CONFIG\_OTT Register (0x47)

The CONFIG\_OTT register determines cell overtemperature detection delay time.

0x01 = 10 ms; each binary increment adds 10 ms until 0xff = 2.55 seconds.

**注**

When this register is programmed to 0x00, the delay becomes 0 s AND the OT state is NOT latched in the ALERT\_STATUS register. In this operating mode, the overtemperature state for a TS<sub>n</sub> input is virtually instantaneous in the register. This mode may cause system firmware to miss a dangerous overtemperature condition.

**图 55. CONFIG\_OTT Register**

7	6	5	4	3	2	1	0
COTD[7]	COTD[6]	COTD[5]	COTD[4]	COTD[3]	COTD[2]	COTD[1]	COTD[0]

### 7.6.32 USERx Register (0x48–0x4b) (USER1–4)

The four USER registers can be used to store user data. The part does not use these registers for any internal function. They are provided as convenient storage for user S/N, date of manufacture, and so forth.

**图 56. USERx Register**

7	6	5	4	3	2	1	0
USER[7]	USER[6]	USER[5]	USER[4]	USER[3]	USER[2]	USER[1]	USER[0]

## 8 Application and Implementation

---

### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

---

### 8.1 Application Information

The bq76PL536A is a series-cell Lithium-Ion battery monitor and secondary protector for Uninterruptible Power Systems (UPS), E-Bikes and Scooters, Large-Format Battery Systems, and so forth. To allow for optimal performance in the end application, special consideration must be taken to ensure minimization of measurement error through proper printed circuit board (PCB) layout.

#### 8.1.1 Anti-Aliasing Filter

An anti-aliasing filter is required for each VC<sub>n</sub> input VC<sub>6</sub>–VC<sub>1</sub>, consisting of a 1-k $\Omega$ , 1% series resistor and 100-nF capacitor. Good-quality components should be used. A 1% resistor is recommended, because the resistor creates a small error by forming a voltage divider with the input impedance of the part. The part is factory-trimmed to compensate for the error introduced by the filter.

#### 8.1.2 Host SPI Interface Pin States

The CS<sub>H</sub> pin is active-low. The host asserts the pin to a logic zero to initiate communications. The CS pin should remain low until the end of the current packet. When the CS<sub>H</sub> pin is asserted, the SPI receiver and interface of the device are reset and resynchronized. This action ensures that a slave device that has lost synchronization during a previous transmission or as the result of noise on the bus does not remain permanently hung. CS<sub>H</sub> must be driven false (high) between packets; see *Timing Characteristics – AC SPI Data Interface* for timing details.

## 8.2 Typical Application

图 57 显示了推荐的参考设计组件。




图 57. Application Schematic

### 8.2.1 Design Requirements

For this design example, use the parameters listed in [表 26](#).

**表 26. Design Parameters**

PARAMETER	DESCRIPTION	EXAMPLE VALUE	UNIT
$C_{EMI}$	EMI Capacitor	3300	pF
$C_{FILT}$	Filter Capacitor	0.1	$\mu$ F
$C_{IN}$	Input Capacitor	0.1	$\mu$ F
$C_{REGOUT}$	REGOUT Capacitor	2.2 (minimum)	$\mu$ F
$C_{VDDA\_1}$	Internal analog 5-V LDO bypass connection 1	2.2	$\mu$ F
$C_{VDDA\_2}$	Internal analog 5-V LDO bypass connection 2	0.2	$\mu$ F
$C_{VDD\_D\_1}$	Capacitor for internal digital 5-V LDO bypass connection 1	2.2	$\mu$ F
$C_{VDD\_D\_2}$	Capacitor for internal digital 5-V LDO bypass connection 2	0.2	$\mu$ F
$C_{VREF}$	VREF Capacitor	10	$\mu$ F
$L_{EMI}$	EMI Ferrite Resistor	500	$\Omega$
$R_{BAL}$	Balance Resistor	47	$\Omega$
$R_{IN}$	Input Resistor	1	k $\Omega$
$R_{PULL1}-R_{PULL3}$	Pullup Resistors for digital open-drain I/O	10	k $\Omega$
$R_{PULL4}-R_{PULL5}$	Pullup Resistors for general-purpose (differential) analog input (GPAI), connect to VSS if unused		k $\Omega$

### 8.2.2 Detailed Design Procedure

Use the following for the procedure for the recommended front-end circuit:

1. Select the RC filter closest to the cell for filter requirements. Additional poles can be added with a differential capacitor to get very low fc.
2. ADC is calibrated to use  $R_{IN} = 1 \text{ k}\Omega$  and  $C_{IN} = 0.1 \mu\text{F}$ .
3. Select Zener diode for lowest possible reverse leakage.
4. A balance FET gate-protection diode is required (available internally).
5. Select the capacitors for LDO Filters according to [表 26](#).
  - LDO1 and LDO2 require a 2.2- $\mu\text{F}$  ceramic capacitor for stability. These pins are tied together internally. Tie LDO1 to LDOD2 externally.
6. For pullup supply, the following information applies:
  - (a) REG50 turns off in SLEEP mode
  - (b) Use LDOD for pullups in normal use
  - (c) Use REG50 for programming EEPROM (LDOD will see 7 V)
  - (d) Connect GPAI+ and GPA- to VSS if unused
7. Select low impedance and polarized connectors. Numbered or colored connectors are also good options.
8. Select the input Zener TVS so that it clamps below 5.6 Vdc, with low-leakage current, and must be able to handle transient surge energy
9. Select capacitors based on temperature and environment with voltages well above the operating voltage
10. Select balancing MOSFETs according to the following:
  - (a) Low turn on threshold voltage (must turn on with the lowest cell voltage)
  - (b) Drain-to-source voltage and gate-to-source voltage
  - (c) Power dissipation
  - (d) Current based on selected bleed resistor value
11. Select the Bleed Resistor according to the following:
  - (a) Value based on desired current
  - (b) Wattage to handle the current and temperature rise such as  $4.2 \text{ V} \times 47 = 0.089 \text{ A} \therefore 0.37 \text{ W}$

### 8.2.3 Application Curves




图 58. Firmware Conversion with  $\text{ADC\_ON} = 0$




图 59. Firmware Conversion with  $\text{ADC\_ON} = 1$




图 60. Hardware Conversion with  $\text{ADC\_ON} = 0$




图 61. Hardware Conversion with  $\text{ADC\_ON} = 1$




图 62. ZOOM IN Hardware Conversion

## 8.3 Other Schematics

The device generic part number, bq76PL536, is shown in these schematics.

Full-size reference schematics are available from TI on request.




图 63. Schematic (Page 1 of 4)

## Other Schematics (接下页)




图 64. Schematic (Page 2 of 4)

## Other Schematics (接下页)




图 65. Schematic (Page 3 of 4)

## Other Schematics (接下页)




图 66. Schematic (Page 4 of 4)




图 67. Simplified System Connection

## 9 Power Supply Recommendations

### 9.1 Power Supply Decoupling

The LDOA, LDOD1, LDOD2 and REG50 pins all require a 2.2- $\mu$ F ceramic capacitor to be placed as closely as possible to the respective pins to optimize stability. The bq76PL536A requires a power supply with between 7.2 V to 27 V inputs. When fewer than six cells are used, see [图 14](#) for details.

## 10 Layout

### 10.1 Layout Guidelines

For typical applications, the following guidelines and practices should be followed closely:

- VREF and AGND pins require a high-quality 10- $\mu$ F capacitor be connected between them, in very close physical proximity to the device pins, using short track lengths to minimize the effects of track inductance on signal quality.
  - The AGND pin should be connected to VSS. Device VSS connections should be brought to a single point close to the IC to minimize layout-induced errors. The device tab should also be connected to this point, and is a convenient common VSS location. The internal VREF should not be used externally to the device by user circuits.
- The internal analog supply should be bypassed at the LDOA pin with a good-quality, low-ESR, 2.2- $\mu$ F ceramic capacitor.

注

Because the LDODx inputs are pulled to approximately 7 V during programming, programming time MUST be < 50 ms.

- The bq76PL536A has a low-dropout (LDO) regulator provided to power the thermistors and other external circuitry. The input for this regulator is VBAT. The output of REG50 is typically 5 V. A minimum 2.2- $\mu$ F capacitor is required for stable operation. The output is internally current-limited and is reduced to near zero, if excess current is drawn, causing die temperatures to rise to unacceptable levels. The 2.2- $\mu$ F output capacitor is required whether REG50 is used in the design or not. REG50 is disabled in SLEEP mode, may be turned off under thermal-shutdown conditions, and therefore should not be used as a pull-up source for terminating device pins where required.
- The bq76PL536A includes a general-purpose input/output pin controlled by the IO\_CONTROL[GPIO\_OUT] bit. The state of this bit is reflected on the pin. To use the pin as an input, program GPIO\_OUT to a 1, and then read the IO\_CONTROL[GPIO\_IN] bit. A pull-up (10 k $\Omega$ –1 M $\Omega$ , typical) is required on this pin if used as an input. If the pull-up is not included in the design, system firmware must program a 0 in IO\_CONTROL[GPIO\_OUT] to prevent excess current draw from the floating input. Use of a pull-up is recommended in all designs to prevent an unintentional increase in current draw.
- Device-to-device (D2D) communications makes use of a unique, current-mode interface which provides common-mode voltage isolation between successive bq76PL536As. This vertical bus (VBUS) is found on the \_N and corresponding \_S pins. It provides high-speed I/O for both the SPI bus and the direct I/O pins CONV and DRDY. The current-mode interface minimizes the effects of wiring capacitance on the interface speed. The \_S (south-facing) pins connect to the next-lower device (operating at a lower potential) in the stack of bq76PL536As. The \_N (North facing) pins connect to the next-higher device. The pins cannot be swapped; \_S always points South, and \_N always point North. The \_S and \_N pins are interconnected to the pin with the same name, but opposite suffix.
  - All pins operate within the voltages present at the BAT and VSS pins.
  - The maximum SCLK frequency is limited by the number of devices in the vertical stack and other factors. Each device imposes an approximately 30-ns delay on the round trip communications speed; that is, from SCLK rise time (an input to all devices) to the SDO pin transition time requires approximately 30 ns per device. The designer must add to this the delay caused by the PCB trace (in turn determined by the material and layout), any connectors in series with the connection, and any other wiring or cabling between devices in the system.
- When designing the layout, several considerations need to be taken into account.

## Layout Guidelines (接下页)

- First, in a stacked system, individual ground planes are necessary for proper noise rejection and stability of the circuits.
- Second, the ground (VSS) reference per circuit block is unique. The most negative connection, per block “CELL0”, is the ground (VSS) reference for each IC. Do not connect ground references from different ICs. Only the ground reference CELL0, of the most southerly IC, is safe to connect non-isolated test equipment grounds.

### CAUTION


Be careful as the BAT and VSS pins may be several hundred volts above system ground, depending on their position in the stack.

### 注

North (\_N) pins of the top, most-positive device in the stack, should be connected to the BAT1(2) pins of the device for correct operation of the string. South (\_S) pins of the lowest, most-negative device in the stack, should be connected to VSS of the device.

The PowerPAD™ package is a thermally enhanced standard-size IC package designed to eliminate the use of bulky heat sinks and slugs traditionally used in thermal packages. This package can be easily mounted using standard printed circuit board (PCB) assembly techniques, and can be removed and replaced using standard repair procedures. See [图 68](#).

The PowerPAD™ package is designed so that the lead frame die pad (or thermal pad) is exposed on the bottom of the IC. This provides an extremely low-thermal resistance ( $R_{\theta JC}$ ) path between the die and the exterior of the package. The thermal pad on the bottom of the IC can then be soldered directly to the printed circuit board (PCB), using the PCB as a heat sink. In addition, through the use of thermal bias, the thermal pad can be directly connected to a ground plane or special heat sink structure designed into the PCB.



**图 68. Section View of PowerPAD™ Package and Top View of Solder Mask and PAD**

## 10.2 Layout Example




图 69. Layout Schematic

## 11 器件和文档支持

### 11.1 接收文档更新通知

如需接收文档更新通知, 请访问 [www.ti.com.cn](http://www.ti.com.cn) 网站上的器件产品文件夹。点击右上角的提醒我 (Alert me) 注册后, 即可每周定期收到已更改的产品信息。有关更改的详细信息, 请查阅已修订文档中包含的修订历史记录。

### 11.2 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** **TI's Engineer-to-Engineer (E2E) Community.** Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** **TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.3 商标

PowerPAD, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

### 11.4 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时, 应将导线一起截短或将装置放置于导电泡棉中, 以防止 MOS 门极遭受静电损伤。

### 11.5 Glossary

[SLYZ022 — TI Glossary](#).

This glossary lists and explains terms, acronyms, and definitions.

## 12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本, 请查阅左侧的导航栏。

## 重要声明

德州仪器(TI) 及其下属子公司有权根据 **JESD46** 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 **JESD48** 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的**TI** 销售条款与条件。

**TI** 保证其所销售的组件的性能符合产品销售时 **TI** 半导体产品销售条件与条款的适用规范。仅在 **TI** 保证的范围内, 且 **TI** 认为有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定, 否则没有必要对每种组件的所有参数进行测试。

**TI** 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 **TI** 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险, 客户应提供充分的设计与操作安全措施。

**TI** 不对任何 **TI** 专利权、版权、屏蔽作品权或其它与使用了 **TI** 组件或服务的组合设备、机器或流程相关的 **TI** 知识产权中授予的直接或隐含权限作出任何保证或解释。**TI** 所发布的与第三方产品或服务有关的信息, 不能构成从 **TI** 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可, 或是 **TI** 的专利权或其它知识产权方面的许可。

对于 **TI** 的产品手册或数据表中 **TI** 信息的重要部分, 仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。**TI** 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 **TI** 组件或服务时, 如果对该组件或服务参数的陈述与 **TI** 标明的参数相比存在差异或虚假成分, 则会失去相关 **TI** 组件或服务的所有明示或暗示授权, 且这是不正当的、欺诈性商业行为。**TI** 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意, 尽管任何应用相关信息或支持仍可能由 **TI** 提供, 但他们将独自负责满足与其产品及在其应用中使用 **TI** 产品相关的所有法律、法规和安全相关要求。客户声明并同意, 他们具备制定与实施安全措施所需的全部专业技术和知识, 可预见故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因在此类安全关键应用中使用任何 **TI** 组件而对 **TI** 及其代理造成任何损失。

在某些场合中, 为了推进安全相关应用有可能对 **TI** 组件进行特别的促销。**TI** 的目标是利用此类组件帮助客户设计和创立其特有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此, 此类组件仍然服从这些条款。

**TI** 组件未获得用于 **FDA Class III** (或类似的生命攸关医疗设备) 的授权许可, 除非各方授权官员已经达成了专门管控此类使用的特别协议。

只有那些 **TI** 特别注明属于军用等级或“增强型塑料”的 **TI** 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同意, 对并非指定面向军事或航空航天用途的 **TI** 组件进行军事或航空航天方面的应用, 其风险由客户单独承担, 并且由客户独自负责满足与此类使用相关的所有法律和法规要求。

**TI** 已明确指定符合 **ISO/TS16949** 要求的产品, 这些产品主要用于汽车。在任何情况下, 因使用非指定产品而无法达到 **ISO/TS16949** 要求, **TI** 不承担任何责任。

产品	应用
数字音频	<a href="http://www.ti.com.cn/audio">www.ti.com.cn/audio</a>
放大器和线性器件	<a href="http://www.ti.com.cn/amplifiers">www.ti.com.cn/amplifiers</a>
数据转换器	<a href="http://www.ti.com.cn/dataconverters">www.ti.com.cn/dataconverters</a>
DLP® 产品	<a href="http://www.dlp.com">www.dlp.com</a>
DSP - 数字信号处理器	<a href="http://www.ti.com.cn/dsp">www.ti.com.cn/dsp</a>
时钟和计时器	<a href="http://www.ti.com.cn/clockandtimers">www.ti.com.cn/clockandtimers</a>
接口	<a href="http://www.ti.com.cn/interface">www.ti.com.cn/interface</a>
逻辑	<a href="http://www.ti.com.cn/logic">www.ti.com.cn/logic</a>
电源管理	<a href="http://www.ti.com.cn/power">www.ti.com.cn/power</a>
微控制器 (MCU)	<a href="http://www.ti.com.cn/microcontrollers">www.ti.com.cn/microcontrollers</a>
RFID 系统	<a href="http://www.ti.com.cn/rfidsys">www.ti.com.cn/rfidsys</a>
OMAP应用处理器	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
无线连通性	<a href="http://www.ti.com.cn/wirelessconnectivity">www.ti.com.cn/wirelessconnectivity</a>
	德州仪器在线技术支持社区 <a href="http://www.deyisupport.com">www.deyisupport.com</a>

邮寄地址: 上海市浦东新区世纪大道1568号, 中建大厦32楼邮政编码: 200122  
Copyright © 2016, 德州仪器半导体技术(上海)有限公司

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
BQ76PL536APAPR	ACTIVE	HTQFP	PAP	64	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	BQ76PL536A	<b>Samples</b>
BQ76PL536APAPT	ACTIVE	HTQFP	PAP	64	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	BQ76PL536A	<b>Samples</b>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

---



In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF BQ76PL536A :**


- Automotive: [BQ76PL536A-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects


**TAPE AND REEL INFORMATION**
**REEL DIMENSIONS**

**TAPE DIMENSIONS**


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ76PL536APAPR	HTQFP	PAP	64	1000	330.0	24.4	13.0	13.0	1.5	16.0	24.0	Q2
BQ76PL536APAPT	HTQFP	PAP	64	250	180.0	24.4	13.0	13.0	1.5	16.0	24.0	Q2


**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ76PL536APAPR	HTQFP	PAP	64	1000	367.0	367.0	45.0
BQ76PL536APAPT	HTQFP	PAP	64	250	213.0	191.0	55.0

## PAP (S-PQFP-G64)

## PowerPAD™ PLASTIC QUAD FLATPACK



4147702/C 08/03

- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Body dimensions do not include mold flash or protrusion.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.

## THERMAL PAD MECHANICAL DATA

PAP (S-PQFP-G64)


PowerPAD™ PLASTIC QUAD FLATPACK

### THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions

4206326-4/P 05/14

NOTES: A. All linear dimensions are in millimeters


 Tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments

## LAND PATTERN DATA

PAP (S-PQFP-G64)

PowerPAD™ PLASTIC QUAD FLATPACK



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>. Publication IPC-7351 is recommended for alternate designs.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
  - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments

## 重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的 TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内, 且 TI 认为有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定, 否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险, 客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息, 不能构成从 TI 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可, 或是 TI 的专利权或其它知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分, 仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时, 如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分, 则会失去相关 TI 组件或服务的所有明示或暗示授权, 且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意, 尽管任何应用相关信息或支持仍可能由 TI 提供, 但他们将独力负责满足与其产品及在其应用中使用 TI 产品相关的所有法律、法规和安全相关要求。客户声明并同意, 他们具备制定与实施安全措施所需的全部专业技术和知识, 可预见故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成任何损失。

在某些场合中, 为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此, 此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备) 的授权许可, 除非各方授权官员已经达成了专门管控此类使用的特别协议。

只有那些 TI 特别注明属于军用等级或“增强型塑料”的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同意, 对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用, 其风险由客户单独承担, 并且由客户独力负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品, 这些产品主要用于汽车。在任何情况下, 因使用非指定产品而无法达到 ISO/TS16949 要求, TI 不承担任何责任。

产品	应用
数字音频	<a href="http://www.ti.com.cn/telecom">www.ti.com.cn/telecom</a>
放大器和线性器件	<a href="http://www.ti.com.cn/computer">www.ti.com.cn/computer</a>
数据转换器	<a href="http://www.ti.com.cn/consumer-apps">www.ti.com/consumer-apps</a>
DLP® 产品	<a href="http://www.ti.com.cn/energy">www.ti.com/energy</a>
DSP - 数字信号处理器	<a href="http://www.ti.com.cn/industrial">www.ti.com.cn/industrial</a>
时钟和计时器	<a href="http://www.ti.com.cn/medical">www.ti.com.cn/medical</a>
接口	<a href="http://www.ti.com.cn/security">www.ti.com.cn/security</a>
逻辑	<a href="http://www.ti.com.cn/automotive">www.ti.com.cn/automotive</a>
电源管理	<a href="http://www.ti.com.cn/video">www.ti.com.cn/video</a>
微控制器 (MCU)	
RFID 系统	
OMAP 应用处理器	
无线连通性	
	德州仪器在线技术支持社区 <a href="http://www.deyisupport.com">www.deyisupport.com</a>